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CHAPTER I. INTRODUCTION 
The unparalleled growth of data processing has opened up 
new avenues of applications requiring a higher processing rate. 
This demand for a higher processing rate can be accomplished 
by either increasing component speed or by using an efficient 
system organization. The component speed is limited by tech­
nological barriers and the availability of cheap and faster 
system components. The concept of multiprocessing has become 
an attractive and viable alternative to meet the demand for 
faster execution speed. 
For a given level of technology, an optimal system or­
ganization is one which is well-balanced to match exactly 
the process. Even in a well-balanced system, the inherent 
limitations of the system components inhibit an exact match 
between the system components and processes. An alternative 
to this dilemma is to let the processes be small enough to 
match the system components to obtain a better fit. 
A number of parallel processing processors [1, 18, 37] 
have been developed to increase the processing rate by exploi­
ting the inherent parallelism present in computational process­
es. Lookahead processors obtain speedup in execution by de­
tecting concurrency in a subset of the instruction stream, 
however, they fail to exploit all the intrinsic parallelism 
present in the program. Certain parallel processors demand 
special processing structures to realize the system potential 
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to its full extent. In general, parallel processing as it 
exists today refers to concurrent processing of several proc­
esses which are themselves executed strictly sequentially. 
This mode of processing enhances the potential for deadlock, 
race conditions and processor and memory switching problems. 
An alternative approach that can avoid these inefficien­
cies appears to be a processor design based on data driven 
sequencing of computations [2, 8, 27, 32]. In this mode of 
processing, the computations subdivide in a natural way to 
span the processing capabilities at an operational level and 
are executed as soon as their operands are available, regard­
less of their position in the instruction set. The operations 
are independent of execution speed, thereby introducing the 
possibility of using a large number of slow processors to 
achieve a cost effective implementation of the data driven 
processing capability. Since the data flow processors are 
driven by the inherent parallelism in the high level program, 
they show promise of achieving a significant cost performance 
advantage over von Neuman-like processors in many areas of 
application. 
Summary 
The concept of data flow processing, where instructions 
are executed as soon as data is available, allows a higher 
processing rate by utilizing the intrinsic concurrency in com­
putational processes. This principle haa been used to 
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demonstrate a large potential gain in execution speed for 
certain applications [8] when executed on a data flow inter­
preter. In this thesis, an attempt is made to study the impact 
of data flow processing in general purpose computing appli­
cations compared to sequential von Neuman-like processing. 
Intrinsic parallelism and the cost of concurrent proc­
essing are used as measures in evaluating the data flow archi­
tecture. A software simulation was used to obtain the measures 
because no hardware implementation of the feedback data flow 
processor exists at this point in time. 
To capture such measurements, high level programs are 
translated to a data flow language and executed on the simu­
lator. The parallel execution time (the execution time on a 
data flow processor) and the sequential execution time (the 
execution time on a sequential processor with equivalent proc­
essing capability) are obtained by assigning execution times 
to the data flow instructions. The ratio of sequential to 
parallel execution time for the entire program is defined as 
the intrinsic parallelism in the high level program. The cost 
of concurrent processing, which consists of the data path, 
memory, and processor requirements along with the overhead re­
quired to maintain determinate and deadlock free computation, 
is obtained for minimum parallel execution time. Resource 
contention is avoided by providing more than enough functional 
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units of each type. Numerical measurements os parallelism and 
resource requirements are reported for a set of computer pro­
grams. The suitability of forward substitution transformation 
for programs to be executed on a feedback data flow processor 
is studied by measuring the decrease in parallel execution time 
and the amount of reduncancy introduced. The inhibiting effect 
of sequential file operation on parallel execution time is 
illustrated by obtaining the parallel execution time without 
the I/O effect. 
The simulation method is invaluable in evaluating system 
performance accurately at a step close to the real system. 
But the cost of simulation increases with the program size, 
thereby limiting the study to a set of programs which are 
small both in static size and in number of instructions executed. 
Even though the numberical results are fairly accurace esti­
mations of real world performance, the result do not reveal 
explicitly the cause and effect relationship between the 
progtam characteristics and the resulting execution speedup 
and resource requirements. 
The timed program model is introduced as an alternate 
method to obtain the system performance. Its attractiveness is 
its ability to model programs with a large number of statements. 
The graph model explicitly shows the relationship between the 
program structure and the performance characteristics. This 
graph model provides estimates of the intrinsic parallelism without 
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requiring an actual execution of the program. Also, the 
estimated intrinsic parallelism in the high level program for 
various augmenting architectural features at a high level can 
be obtained with modest additional effort and less cost using 
the graph model. 
In the graph model, called the timed program graph, nodes 
represent expressions, assignment statements, procedure invo­
cations and input/output processing implied by individual com­
ponents in the I/O lists as they appear in the high level 
progrcun. The arcs represent the data dependencies among the 
nodes. The timed program graph model is an approximation of 
the data flow graph representation of the program. For a given 
semantic model of an architecture, the timed program graph for 
each of the high level constructs and its execution time are 
formed. The characteristic timing equations, consisting of the 
sequential and parallel execution times, are derived from the 
timed program graph for the entire program. An estimate of 
intrinsic parallelism is obtained from the characteristic equa­
tions. The ease with which a timed program graph can be used 
to obtain the execution speedup possible in high level programs 
using an architecture including a vector processing capability 
is illustrated. The ability of the timed program graph model 
to estimate performance characteristics such as production rate 
is demonstrated by including a stream input feature in the high 
level program. This feature makes the program structure behave 
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like a pipeline for consecutive sets of input data. The graph 
model is validated by comparing the measure of intrinsic paral­
lelism obtained by simulated execution to the model estimate. 
Finally, the sources of error introduced in the graph model are 
identified. The techniques to implement the timed program on 
a existing compiler which generates the data flow code for a 
high level language is discussed. A sample timed program graph 
formed from the compiler generated tables is also presented. 
Underlying Data Flow Model 
The intrinsic parallelism in programs is measured by 
translating the high level program to data flow language and 
executing it on a simulated data flow processor. Hence, the 
data flow processor and the data flow language form the basis 
for the work reported in this thesis. Even though intrinsic 
parallelism can be measured using a different computer organi­
zation, the data driven processor and language are selected as 
tools here. Therefore, the data flow language and the data 
flow processor is described in this section. The data flow 
language [5] and processor developed by Dennis and Misunas [7] 
were selected as the base machine over other data flow architectures 
[2, 27, 32] because the language is powerful enough to express 
algebraic computations and the processor is well-defined. 
Data flow language 
The attractiveness of the data flow language as a semantic 
support for concurrent processing is its ability to reveal 
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concurrency at the operation level, to provide the natural con­
trol flow based on the availability of data and the presence of 
determinate interaction between modules. The data flow lan­
guage is a directed graph where the nodes represent operations 
(actors) and the arcs (links) can be considered as a channel to 
transfer tokens (data values). The arcs may carry control or 
data tokens. 
A node representing an operation is enabled only when all 
its operands are available. An enabled operator can produce a 
result token by absorbing the input token(s) only if no token 
is present in any of the output arcs. This process of producing 
a result token after a certain amount of elapsed time is called 
the firing of the actor. All the operators with the exception 
of the merge operator require all operands to be enabled. The 
merge operator selects a token from one of its two input arcs 
depending on the type of control token present on the control 
arc. The token not affected by the operation remains undis­
turbed . 
The operators and the conditions under which an operator 
can produce a result token are shown in Figure 1.1. These 
operations can be divided into three groups. The first group 
of operators manipulate data values and they are represented 
as square boxes in the data flow program. The second group 
consists of a set of operators which selectively advance data 
values to successor operators depending upon the value of the 
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control token. For example, a true control token on the 
control arc of the T-gate in Figure 1.1b passes the data token 
on its input arc and a false control token absorbs the data 
token on the input arc. The merge control operator advances 
the token on the false side if the control token is false, and 
on the true side if the control token is true. The third group 
of operators correspond to the predicate operators in high 
level languages. The apply operator provides the procedure 
application support and requires the program text and an input 
structure consisting of the actual parameters. The output token 
is a structure consisting of the results of procedure appli­
cation. 
Data arc Control arc 
i i w M 
! J —0 F 
function 
operators select —0 selec I i i 
Figure 1.1. Data Plow Operators and Their Firing Rules. 
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Figure 1.1 (Continued) 
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merge gate 
b. Control Operations 
c. Predicate Operator 
Figure 1.1 (Continued) 
A segment of high level program which computes the sum 
of two vectors is used to illustrate the data flow language. 
Figure 1.2 represents the high level program and the data flow 
graph taken from [5]. Assuming that the values of a, h, and n 
are available on the input arcs of the merge gate, the false 
control token on the control arc of the merge operator, lets 
the values go through the false side of the merge for the first 
11 
time. The firing of merges enable the decider. Since the out­
put arcs of the decider do not have tokens present on them, the 
decider can fire, thereby sending control tokens to all its 
successor operators. The arrival of a true control token en­
ables and fires the plus, the merge for n and the two select 
operators. The merge for a and the merge for b, even though 
enabled cannot fire because the output arcs contain tokens 
from the previous firing. Two select operators fire, thereby 
selecting a(l) and b(l). At this point in time, the decider 
is enabled for the second time, but the merge for the array c 
has a control token from the previous firing sitting on its 
input arc, which is one of the output arcs of the decider. 
Therefore, the decider cannot fire for a second time until this 
merge fires again. The append operator fires after the plus 
operator producing the value c(l). This sends a token to the 
merge for array c and forces the merge to consume the control 
token. The firing of merge allows the decider to fire for the 
second time. This sequence repeats until the decider produces 
a false control token. The arrival of false control tokens 
initializes the merge operators to receive the next set of in­
put data. 
input (a, b, n) 
i := i; 
while i < = n do 
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:= b(i) + a(i) ; 
:= i + 1 ; 
begin 
c(i) 
i 
end 
output c 
a. Segment of High Level Program for Vector Addition 
n 
—1>^ ^  
<=o 
-M... 
null 
— 
selec: 
rograir. to Add Two Vectors 
Figure 1.2. A Segment of High Level Program and the Data Flow 
Program to Add Two Vectors 
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The data flow simulator presented in Chapter II executes 
an extended version of the data flow language. Even though 
the data flow language is powerful enough to represent alge­
braic computations, it may be difficult to program directly at 
this level. There has been considerable interest in developing 
high level data flow representations which expose intrinsic 
parallelism in computations in a deterministic way. This calls 
for a language whose semantic capabilities imply data driven 
sequencing and concurrent execution without introducing non-
determinancy. The concept of single assignment [5, 21, 36, 38] 
allows concurrency to be expressed at a higher level compared to 
the data flow language presented above. 
Data flow processor 
The data flow simulator described in Chapter II is an 
extension of the basic data flow processor proposed by Dennis 
[7]. A brief description of the basic data flow processor is 
presented. The organization of the basic data flow processor 
is shown in Figure 1.3, which is taken directly from [7]. The 
instruction cells in the memory contain the encoded data flow 
program. The instruction cell consists of registers to contain 
the opcode of the operation to be performed and the operands 
for the operation. The operators T-gate and F-gate in the data 
flow program are made part of the operand register, thereby 
eliminating the need for a separate operator in the data flow 
processor. An instruction cell is enabled when all the 
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operands, including the gate values (if applicable), are 
present. The enabled instructions are forwarded to the arbi 
tration network which guides the instruction packet formed 
from the enabled instruction cell to the appropriate operation 
or decision unit. The operation unit operates on the operand(s) 
to form a result packet and forwards the result packet to the 
aperation ^  
Decision 
Units 
Control 
Network 
Instruction Cell 
Arbitration 
Network Distribution 
Network 
Memory 
Figure 1.3. Organization of a Basic Data Flow Processor. 
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distribution network. The distribution network stores the re­
sult value in the operand register of the instruction cell. 
The arrival of result value may enable other instruction cells 
in the memory. If the instruction packet was forwarded to the 
decision unit, then the control network distributes the control 
tokens to instruction cells. The presence of a control token 
may enable an instruction cell if the gate value matches the 
control token. If the control token and the gate value do not 
match, hen the operand value is discarded and the operand 
register goes back to its initial state, thus performing the 
function of the F-gate or T-gate in the instruction cell itself. 
Outline of Thesis 
The intrinsic parallelism in computer programs, as 
exploitable by a feedback data flow processor, and the corre­
sponding resource requirements is studied in this thesis. The 
source of parallelism; normally exploitable by the concept of 
streams in a data flow program, is conservatively estimated 
in a graph analysis of the program by assuming the availability 
of convential vector functional units. 
The material is organized as follows; In Chapter II the 
simulation study of intrinsic parallelism in high level pro­
grams and the resource requirements for executing the programs 
are presented. Measurements of the effect of forward substi­
tution and the sequential file operation are also presented. 
In Chapter III the timed program graph model is described as an 
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alternate way to capture program measurements. Two underlying 
architectures are considered. An attempt is made to validate 
the model by comparing the numerical results of simulation with 
numeric results derived from the timed program graph. Chapter 
IV gives details for generating the timed program graph at com­
pile time, thereby automating much of the required analysis. 
This is followed by Chapter V which contains the conclusions. 
Many persons have been involved in the developmental 
efforts needed to make possible the work presented in this 
thesis. In particular, the data flow simulator, described in 
Chapter II, is the work of several people. I was responsible 
only for the development of the data memory component and the 
instrumentation of the simulator to capture measurements. The 
high level language, described in Chapter II, and its inter­
mediate form along with implied translation and flow analysis 
routines, described in Chapter IV, is entirely the work of 
other individuals. Wherever necessary, brief descriptions are 
presented in this thesis for the sake of completeness. Details 
of the data flow simulation and compiler can be found in [26]. 
In addition, many ideas for the graph model of computer pro­
grams were the result of group discussions with several indi­
viduals. Details of compile time generation of program graphs 
and the associated timing equations are my work and a culmina­
tion of my participation in the other mentioned areas of de­
velopment. 
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CHAPTER II. MEASUREMENT OF INTRINSIC PARALLELISM AND 
RESOURCE REQUIREMENTS 
Introduction 
In this chapter, an attempt is made to evaluate the impact 
of the data-driven approach on the execution of existing computer 
programs using simulation. A brief description of the high 
level language, to which all the programs are transformed, is 
presented. Then, a conceptual overview of the data flow lan­
guage and a highly instrumented software simulator are de­
scribed. Finally, the simulation results for a set of real 
computer programs are given. These results represent estimates 
of intrinsic parallelism and resource requirements for the 
executed programs, the optimizing effect of forward substi­
tution in the high level program, and the inhibiting effect 
of sequential file operations in a parallel environment. 
High Level Target Language 
The selected real programs, from existing sources, are 
mapped to the high level target language before being trans­
lated to the data flow language. The target high level 
language has expressive power similar to Algol 60 and contains 
basic features which are considered desirable and are expected 
to remain in future programming languages. 
Initially, however, the number of data types have been 
limited to real, integer, boolean and array. A limited input/ 
output formating capability is provided along with implied 
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iterative input/output. The language is procedure oriented 
and eliminates side-effects in procedures and functions by 
allowing changes through the parameter list only. Also, by 
providing the feature of directionality attribute for both 
actual and formal parameters, the data flow analysis is sim­
plified to some extent. All the control constructs are forced 
to have a single entry and exit. Features such as go to state­
ment, labels, global references outside a procedure, strings 
and string operators, procedure variables, case statements, 
generalized structures and pointers are not supported at pres­
ent. Table 2.1 summarizes the features supported at present. 
Data flow analysis is somewhat more complicated, as it is not 
a single assignment language. This section is intended merely 
as an overview of the main features supported by the language; 
an in-depth study of data flow analysis and code generation is 
presented in [26]. 
Overview of Data Flow Processing 
The target language compiler produces the data flow code 
to be executed on a feedback data flow interpreter. The data 
flow language used and the underlying architecture on which it 
is executed are a variation and an extension of the interpreter 
specified by Dennis [5], Dennis and Misunas [71. This feedback data 
flow interpreter is capable of operations on scalar values only, 
and does not have the computational power of the unra elling 
interpreter [2] or vector processors [16]. The feedback data 
Table 2.1. High level language features 
Feature 
1. Blocks 
2. Procedures and functions 
3. Parameters 
4. Control Structures 
5. Input/Output 
6. Simple variable types 
7. Arrays 
8. Operators 
9. Functions 
The language is a static block structured language. 
The language is procedure oriented. Procedures 
(functions) may be defined in the declarations of 
any block. Procedures (functions) have no side 
effects. 
All parameters, both formal and actual must carry 
a directionality attribute (input, output or 
input-output). 
Control structures supported are; if-then, if-
then-else, while-do, repeat-until. 
Input/Output formats supported are I,F,E,X,SKIP 
and PAGE. A restricted implied do-loop is 
supported. Only sequential files are supported. 
Variables may be real, integer or boolean. 
Arrays can be of type integer, real or boolean. 
Array bounds can be specified by the programmer 
or dynamically declared at run time. 
Operators supported are 
- arithmetic: +,-,*,/,** 
- boolean : —i,&,i 
- relational: =,>,<,>=,<=, =. 
Abs, sin, cos, tan, arcsin, arccos, arctan, sinh, 
cosh, tanh, sqrt, log. 
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flow interpreter instruction set provides direct semantic 
support for both implicit and explicit operations that are used 
to write scientific programs in the target high level language. 
The data flow program, consisting of operations, may be 
viewed as a two-way link. Each operator has static forward 
links to successor instructions that depend on the result of 
the operation and backward links to the processor instruc­
tions that supplied the operand values. When an instruction 
executes, the operands are consumed and an acknowledgment is 
sent to each predecessor determined by the backward link. In 
the feedback interpreter, an operator is enabled for execution 
if it has been supplied with needed operands from predecessors 
and it has received acknowledgments from each of its successors. 
To prevent more than one source (possible triggered by the 
next input value or start of the next iteration) from attempt­
ing to supply the same operand, due to concurrent execution and 
prior to consumption of the first, a merge instruction with spe­
cial firing rules is implemented. This instruction provides a 
staging area for an operand arriving from one of two possible 
sources. Therefore, through the use of backward links for 
acknowledgment, special merge instruction, and structered con­
trol in high level languages with enforcement of appropriate 
rules, computations are determinate and deadlock free. 
Instruction set 
The instruction format and the necessary and sufficient 
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condition for the instruction to be enabled are given in (7, 
26]. Here, the instruction set in the data flow language is 
presented. The feedback data flow interpreter instruction set 
is capable enough to support operations that appear in high 
level algebraic languages and to provide synchronization and 
staging needed to eliminate deadlock and indeterminate compu­
tation. The operations and their semantics are given below. 
a. Arithmetic Operations 
Binary: 
Unary ; 
The arithmetic processing units will accept real or 
integer type operands. Mixed mode computation is performed in 
real mode and a result of type real is produced. If necessary, 
the result is transformed to match the destination type speci­
fied by the destination. 
b. Boolean operations 
Binary; &,l 
Unary ; —i 
The processing units will accept only boolean operands 
and produce a boolean or signal result. 
c. Relational operations 
Binary Arithmetic: < ,> = 
Binary : exists 
Unary i elem 
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The binary arithmetic processors will combine real and/or 
integer operands or combine boolean operands to produce a 
boolean or signal result. Exists requires the first operand 
to be of type structure and the second operand to be of type 
integer. Exists test for the existence of a particular com­
ponent of a structure. Elem will accept any type operand and 
determines if the associated data is elementary. 
d. Constant Operation. Cons 
This is a special purpose binary operation to produce a 
constant value. The first operand may be of any designated 
type. The second operand is the constant value to be produced. 
During execution, the arrival of the first operand enables the 
instruction and triggers the production of the constant value. 
e. Staging Operations 
Unconditional replication: Identity (ID) 
Conditional replication : Merge 
If the operand to be replicated has been produced by a 
predecessor instruction (an address), then it is sent to the 
specified destinations. If the operand to be replicated is 
a constant; then the data value is first created in data 
storage and the address is sent to the specified destinations. 
A variable operand may be a pointer to any structure or 
elementary value in data storage. 
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f. Structure operations 
Creation: Append 
Component selection: Select 
The append units form a new structure by adding a sub­
structure to an existing structure using the selector value. 
The components of structure not altered by the addition of the 
substructure is shared with the old structure. The selector 
is type integer and the substructure can be type structure 
or any one of the defined types. The result is type structure. 
The select units select the substructure referred to by the 
given selector. The substructure selected may be of type 
structure or any one of the defined elementary types. 
g. File operations 
Data transmission: Read, Write 
Editing : Readedit, Writedit 
The read and readedit operations are defined to support 
standard formatted input from a card image data file. The read 
unit removes the required number of characters from the input 
file and converts to the internal form according to the 
specified format, then forms a structure whose components are 
data values just read and the rest of the input file as second 
and first components, respectively. The readedit unit ad­
vances the current position in the input file by the specified 
control format. The readedit operation requires a file name 
and a format item as operands and returns the file name. 
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The write and writedit operations support the formatted 
output. The write operation requires a file name, a format 
item, and a value to be printed. The value is converted to the 
character form using the format item, if necessary, and then 
added to the output file. The file name is returned as the 
result to be forwarded to the successor instruction. The 
writedit operation requires a file name and a format item as 
operands and returns the file name as a result. 
h. Procedure operation 
Procedure call: Apply 
The apply instruction has two operands. The first one 
is a pointer to the location of the procedure in the program 
memory. The second is a pointer to the input argument struc­
ture. The procedure call cannot be activated until all the 
input parameters are collected into an argument structure. The 
apply unit sets up the environment for the procedure activation 
by setting the base register to point to the environment and 
establishing the return protocol to forward the result struc­
ture to the calling procedure. 
A data flow procedure which is not active is deactivated. 
To monitor the activity of a procedure, an activity count is 
set up when the environment for the procedure is created. As 
soon as the activity count reaches zero, the procedure can be 
deactivated by reclaiming the instruction memory which de­
stroys the environment. Care should be taken in maintaining 
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the activity count when there is a change of environment, such 
as returning the result structure. 
The Simulation 
Software implementation 
The simulator is a software model of the feedback data 
flow interpreter to simulate the parallel processing inherent 
in the data flow processing, and the simulator is intended to 
be independent of any actual hardware implementation. The 
clock cycle in the simulator is based on the execution time 
of the basic data flow operations and the systems capacity is 
limited by the total number of functional units available. 
Figure 2.1 represents the functional description of the 
simulator. Only the pertinent information necessary to get an 
overall view of the simulator modules and their interaction is 
presented here. 
Memory The instruction memory module consists of the 
program memory, instruction memory and a file memory. The 
program memory is used to hold static copy of the procedures 
which make up the program. When a producure is activated by 
an apply instruction, the apply operation creates an execution 
environment for this procedure by copying it to instruction 
memory for execution. When a procedure deactivates, the 
associated instruction memory space is reclaimed for further 
use. 
The file memory consists of character strings, one for 
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Figure 2.1. Functional Description of the Simulator 
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each sequential file known to the program. Formatted input 
and output statements in the high level language are supported 
by the read, readedit, write, and writedit operations at the 
base machine level. These file operations return a modified 
file as a result, the necessary sequencing of file operations 
is enforced by data dependency among the operations. The 
actual movement of data between file memory and external 
storage is assumed to be performed by a peripheral processing 
facility. 
Instruction issuer module The instruction issuer can 
be considered as a set of processes manipulating a set of 
tables to select and guide enabled instructions through the 
simulator modules. The set of tables are Ready-List, Exe­
cution-List, Functional Unit Table and Execution Time Table. 
The Ready-List is a bit map on the instruction memory and 
indicates the instructions in the instruction memory which are 
enabled and are waiting to be fetched. An enabled instruction 
is one which has received all its tokens and acknowledgment 
signals from its predecessors and successors, respectively. 
The Execution-List is a linked list of all the enabled 
instructions in instruction packet form. The instruction 
packet consists of information relevant to the execution of the 
instruction. The Functional Unit Table and the Execution Time 
Table contain the number of functional units of each of the 
base operations and their execution times, respectively. 
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The two processes in the Instruction Issuer are List-
Former and Decoder. The List-Former forms an instruction 
packet for each of the enabled instructions indicated by the 
Ready-List, if functional units are available for their 
execution. After forming the instruction packet, the List-
Former links the instruction packet to the Execution-List. 
The Execution-List is ordered according to the completion 
times of the instructions. The List-Former calculates an 
instruction's completion time by adding the execution time of 
the instruction from the Execution Time Table, to the system 
clock time at that moment. As soon as the instruction is 
fetched from the Instruction Memory, acknowledge signals are 
sent to the predecessors which supplied the operands. The 
presence of the instruction packet on the Execution-List has 
changed the status of this instruction and this is reflected 
by removing the instruction from the Ready-List, and the 
number of functional units available for further execution of 
an instruction of this type is reduced by one in the Functional 
Unit Table. If no functional unit is available to execute any 
enabled instruction, it is left in the Ready-List. 
The Decoder maintains the system clock by setting its 
value to the earliest completion time of the instruction on 
the Execution-List. The Decoder removes all the instructions 
whose completion time equals the clock time and sends them to 
the appropriate functional units in the appropriate 
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functional units in the functional unit module. The forwarding 
of an instruction packet to the functional unit module signi­
fies the end of instruction execution; therefore, the Decoder 
removes all instructions sent to the functional unit module 
and releases the functional units used for execution by in­
crementing the available functional unit in the Functional 
Unit Table. The Decoder also decrements the activity count of 
the active procedures. An activity count of zero indicates 
that the procedure can be deactivated. 
Functional unit module The functional unit module 
represents the processing capability of the feedback data flow 
interpreter. Each simulated base machine operation is assumed 
to have multiple functional units and the Functional Unit Table 
represents this multiplicity of functional units. The func­
tional units fetch operand values from the data memory module 
and perform the specified operation to form the result. If the 
type of result produced does not match, a type conversion is 
performed for certain operations and an error message is pro­
duced for other operations. The result formed is stored in the 
data memory and the location in data memory is forwarded to 
the update module. 
Update module The update module consists of the pro­
cess Enabler and the table Check-List. The Check-List is a 
bit map representation of all potentially enabled instructions 
in the instruction memory. 
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The Enabler process stores the result token produced by 
the functional unit module in the successor instructions oper­
and field as indicated by the destination fields in the in­
struction packet. Now, all the potentially enabled instruc­
tions on the Check-List are searched and if an instruction is 
enabled, it is put on the Ready-List by setting the Ready-List 
bit map corresponding to this instruction and the Enabler also 
increments the activity count. If the gate-c representing 
the expected gate value of a gated operand does not match the 
gate value produced by the conditional, the enabled operand is 
destroyed by false firing the operand and sending the acknowl­
edge signal to the predecessors. The false firing of an 
operand requires updating a reference count on some data cells 
in the data memory. 
Data memory module The data memory module consists of 
storage cells to hold elementary values or structure values 
and the memory manager process. 
The storage cells in the data memory module are con­
ceptually organized as an acyclic graph in which each node is 
the root of a tree-structured subgraph. Elementary non-pointer 
data values (real, integer, boolean) appear at the leaves of 
the graph, while arcs between the nodes represent selectors 
in the case of structured data. This type of organization 
facilitates the sharing of values among concurrently exe­
cuting parts of the data flow program. Using a reference 
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count at each node of the graph, dynamic deallocation of stor­
age can take place when a node is no longer needed for compu­
tation, thereby freeing memory cells for reuse by the compu­
tation (61. The reference count of a node is the total number 
of operands which point to this node plus the number of prede­
cessor nodes existing in the graph. Therefore, a node is re­
leased when its reference count is zero. 
The memory manager process performs all data memory oper­
ations on behalf of the modules which request operations on 
data memory cells. Upon request to create a data value, the 
memory and manager allocates a free storage, stores the data 
value and returns the location of the data value to the request­
ing modeule after suitably updating the reference count of the 
created data cell. The memory manager also performs the refer­
ence count decrement and increment operations when requested by 
other modules. As a result of a reference count decrement ac­
tion, if the reference count of any node equals zero, that node 
is deallocated and is returned to the free pool by the memory 
manager. 
The simulator is initialized through specification of a 
set of parameters, including the number of functional units of 
each type and their execution times. The data flow program 
to be executed is preloaded by the simulator into the program 
memory. Execution is initiated through a boot-strap apply 
instruction which loads the main procedure into the instruction 
cells and sets the Check-List bit for all initially enabled 
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instructions. 
Instrumentation 
The simulator is instrumented to record the resource re­
quirements to execute the data flow instructions as the 
enabled instructions move through the functional modules. The 
resource requirement for each enabled instruction is recorded 
when the instruction visits the functional module and requests 
for the resources. The total resources required by all the 
enabled instructions executed is the sum of the individual 
resource requirements. Before updating the clock to initiate 
the next cycle, summaries of resource requirements are up­
dated. For a given execution of a program, the maximum, the 
average, and the standard deviation of memory, processor and 
path utilization are recorded. The sequential time steps 
and the parallel time to execute the program are also re­
corded. The statistics collected are; 
a. Data path utilization The maximum, the average, 
and the standard deviation are computed for the 
1. number of instructions fetched from the instruc­
tion memory, 
2. number of destination addresses sent to the 
instruction memory (data tokens), 
3. number of gate signals sent to the instruction 
cells (control tokens), 
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4. number of acknowledgments sent to the predecessor 
instructions (feed back signals), 
5. number of elementary data memory references, and 
6. number of structure memory references. 
b. Memory utilization The memory utilization consists 
of 
. 1. maximum number of integer, real and structure 
cells in use at any point in time, 
2. average and standard deviation of the above 
over the lifetime of the programs. 
c. Processor utilization The processor utilization 
consists of 
1. maximum number of functional units of each type 
used during any period of time, 
2. average and standard deviation of each type of 
functional unit over those periods when a demand 
existed. 
Table 2.2 presents the type, location in the simulator and 
execution stage during which the statistics are collected. 
Data for Simulation 
Since the constructs constituting a typical program are 
unknown, twenty-five programs from different sources [4, 14, 15, 
21, 35] were selected as data for simulation. These programs 
represent algebraic computation and represent a set of real 
Table 2.2. Description of Instrumentation 
Statistics 
collected 
Simulator 
Module 
Execution Stage 
Acknov/ledge signal Instruction 
and update 
Issuer 1. When the instruction is fetched for 
execution 
2. When an operand is false fired 
Instruction fetch Instruction Issuer When the instruction is fetched from the 
Ready-List 
Destinations Update When the enabler sends the result token 
to successor instructions 
Control signal Update When the enabler sends the control tokens 
to successor instructions 
Structure 
memory reference 
Data memory When the structure operations are exe­
cuted by the functional units 
Elementary memory 
reference 
Data memory When the functional unit executes oper­
ations 
Integer data cells Data memory When the memory manager creates and re­
leases an integer data cell 
Real data cells Data memory When the memory manager creates and re­
leases a real data cell 
Structure data cells Data memory When memory manager creates and releases 
a structure cell 
Processor demand Instruction Issuer When forming the instruction packet and 
decoding the operation 
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programs without introducing undue programming bias, as some of 
the programs are in Fortran and some in Algol. There was no 
attempt made to select programs that exhibited a high degree 
of parallelism. Fortran programs containing the equivalence 
feature which introduces global variables were rejected. To 
get a general mix of programs in terms of high level control 
constructs, programs with the following characteristics were 
included in the sample. 
1. Programs with data dependent blocks of assignment 
statements 
2. Programs with single and nested conditionals 
3. Programs with data dependent loops 
4. Programs with data independent loops 
5. Programs with nested loops 
6. Programs with conditionals inside the loop 
7. Programs with input/output 
8. Programs involving array operations. 
These programs were first translated to the high level 
target language according to a predeterminded set of rules. 
Table 2.3 lists the application area, reference source, and 
static size of each program. 
Transformations 
Application of certain transformations to high level 
programs eliminates data dependency or alters the operator 
precedence without introducing indeterminancy in the results. 
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Table 2.3. Description of Sanple Programs 
Hi^ Data 
Program Level Flow Reference Function Performed 
Statement Instr. Source 
WEWB 35 69 X4 Solution of X = N * EXP(N) 
PRPF 90 295 SI Normal A^roximation 
MLTPLÏ 43 112 X4 Product of Oiebyshev Series 
GRUP2 63 203 SI Groups given data into equally 
probable ranges 
BPS 26 97 K4 Runge-Kutta for O.D.E. 
BPS 43 144 K4 False position to find root 
SSP2 40 131 X2 Differentiate a tablulated function 
CUBN 45 117 X4 Integration using cubic spline 
PLY 86 235 SI Roots of a polynomial 
GNPCri 54 132 SI Generate syimetrical filter with 
given anplitude response 
Rro2 28 201 K4 Rugula falsi method to find root 
SPDl 73 232 SI Second probability density of inte­
ger series 
EXSM 35 134 X3 Develops the triple exponential 
smoothed series 
SE35 37 85 X3 Smooth an equidistantly tabled 
function using a third degree poly-
nanical fit relevant to five points 
MEBS 44 94 X3 Bounds for the Eigenvalues of a 
symmetric matrix 
DGT3 51 108 X3 Differentiate a tablulated function 
using Lagragian interpolation of 
degree 2 
JELF 74 152 X3 Jaodbian elliptical function 
VNS 66 168 SI Moving mean square average 
QSF 37 74 X3 Integration of tabulated function 
by Siirpson's rule 
SIM3 98 235 X2 Solution of simultaneous linear 
equations 
MXRA 92 288 SI Maximizing a given function in a 
region 
MEST 101 276 X3 Eigenvalues of a symmetric tridiag-
wal matrix 
QATR 93 177 X2 Integration using trapezoidal rule 
with warberg excrapoleitioxi 
PE3CR 137 353 X3 Polynomial economization over the 
range (0-A) 
ELIl 84 217 X3 Elliptical integral of first kind 
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thus increasing concurrent execution. Some of these trans­
formations are complex. The tree transformations [20] which 
consist of associativity, commutativity and distributivity, 
are simple and easy to use. These transformations applied to 
arithmetic expressions reduce the parse tree height and hence 
the number of steps needed to evaluate the expression. Associ­
ative and commutative transformations do not increase the number 
of operations, but the distributivity transformation adds re­
dundant calculation and may even increase the tree height. 
Forward substitution is used to eliminate data dependency 
from a block of assignment statements. Forward substitution 
removes data dependency among statements and presents a larger 
tree for tree balancing transformation. Therefore, forward 
substitution along with tree balancing transformations reduce 
execution time by increasing concurrency. For other trans­
formations and their effects on execution speedup refer to [20]. 
To study the effect of sequential file operation on exe­
cution, the input effect in programs is eliminated by assigning 
input data to the identifiers inside the program. The output 
effect is removed by eliminating the output statement in the 
high level language. Figure 2.2 shows the input/output trans­
formation. 
Example ; 
procedure 10 
begin 
real A, B, C, D; 
Figure 2.2. Input/Output Transformation 
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file inf, ouf; 
input A, B file = inf format = 
F(5,2), F{5,4); 
C := A*B + A*A; 
D := C*A + A+B/2.0; 
if C<D then C ;= C/4 
else C := C/2 + D; 
output C file = ouf format = F(8,5) 
end 
(a) Program With Input/Output 
procedure 10 
begin 
real A, B, C, D; 
A * — } Data value 
B ; = 
C := A*B + A*A; 
D := C*A + A+B/2,0; 
if C<D then C := C/4 
else C := C/2 + D 
end 
( b )  'rcgram Without Input/Output 
Figure 2.2 (Continued) 
Simulation Results 
Quantities measured 
This section defines the quantities measured by executing 
the data flow program on the simulator. 
Instrinsic arallelism Intrinsic Parallelism is the 
ratio of time steps taken to execute the high level program 
sequentially (tg) to the time steps taken to execute the 
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translated program on the simulator Cx ). The ratio, IP= 
P 
depends on the computer organization, the structure of the 
computation, and the transformation used to expose concurrency. 
Intrinsic parallelism is measured assuming an underlying feed­
back data flow porcessor capable of scalar operations. 
High level programs when translated to data flow form 
contain identity and merge operators which provide staging for 
operands. Also, to reduce complexity in code generation the 
compiler generates identity operations. These identity and 
merge operators are a part of the data flow language and do not 
have a sequential language counterpart. If the time to execute 
these operations are included in T_ and T„, T_ gets inflated 8 p S 
unproportionately compared to The reason for the uneven 
inflation of the execution time is due entirely to merge and 
identity executing concurrently. To eliminate the effect of 
merge and identity operators in the measurement of intrinsic 
parallelism, they are considered as overhead operators by as­
signing zero execution time. Now, Tg is the sum of all the 
operation times and is the parallel execution time. The 
ratio of T-/T_ obtained by eliminating the effect of overhead 
s p 
operator is the Intrinsic Parallelism of the executed program. 
Data path utilization Active procedures are held in 
the instruction memory and any instruction in the active 
procedure which is enabled is fetched for execution if a 
functional unit is available. The total number of such 
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instructions fetched in a clock cycle is the demand for data 
path imposed by the instruction fetch. 
All the instructions have forward and backward links to 
successor and predecessor instructions. The predecessor in­
structions need an acknowledgment from all their successors 
before they can execute again. The number of acknowledgments 
sent in a clock cycle represents the data path demand due to 
acknowledgment signals. 
On execution of enabled instructions, result tokens are 
sent to all successor instructions using the forward link in 
the executing instruction. The number of destinations (data 
tokens) sent in a clock cycle represent the data path demand 
for destinations. 
A conditional instruction upon execution forwards con­
trol tokens to successor instructions. The number of control 
tokens forwarded in a clock cycle is the data path demand for 
control tokens. 
When a functional unit executes an instruction, it fetches 
operand(s) from data memory and stores the result back in data 
memory. When the operation is a conditional the control 
token is directly distributed without storing it in the 
data memory. The number of references to the data memory is 
divided into structure and elementary memory references accord­
ing to the type of operand being accessed= The number of 
accesses to the elementary data in a clock cycle represents the 
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the data path demand due to elementary data types. A similar 
result is obtained for the data path demand due to structure 
data access. 
The above results represent the Data Path Utilization 
of a data flow program executing on a feedback data flow inter­
preter . 
Data memory utilization Data memory utilization repre­
sents the number of data cells used by a program in execution. 
The number of data cells created minus the number of data cells 
released in a clock cycle represent the data memory demand for 
one clock cycle. The total number of data cells used up to 
that time represent total data memory demand for each type of 
data. 
Processor utilization The function units are capable 
of executing only one specified type of operation and the proc­
essor utilization is the number of functional units of each 
type used by the executing program. The average processor 
demand is the calculated average over those periods when a 
demand existed. 
Operation execution time 
For the simulated execution of data flow programs on the 
feedback data flow interpreter, each operation is assigned an 
execution time. Assigned execution times are integral multi­
ples of the memory cycle time which is assumed to be unity. 
Figure 2.3 represents the model used for scalar operands. 
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Figure 2.3. Model for Scalar Operation 
The operands are fetched from the data memory to the registers 
in a memory cycle time. Then the specified operation is per­
formed producing a result after a certain amount of elapsed 
time depending on the complexity of the operation. The result 
is then moved to the data memory from the result register in 
A ^ ^ «ma VN a T>*4? n +• In 1 e 
assumed to be sufficient to support an arbitrary number of 
functional units accessing data memory. 
Assuming the operation of the add functional unit to be 
the same as the memory cycle time, an add instruction consists 
of two memory fetches to obtain the operands, unit add oper­
ation time and a memory cycle to store the result. Thus, an 
add takes four (t^^^ = 2+1+1 = 4) units of memory cycle time. 
Append, select, and cons are considered as memory operations 
and need only a memory cycle time. 
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The execution time of other instructions and builtin 
functions (such as abs, sort, etc.) are obtained in terms of 
an add operation. Implementing Delugish [9] algorithms for 
builtin functions in hardware, using a maximum of three 
adders reduces operation times to a few multiplication cycles. 
These algorithms use normalization and redundant representation 
of output digits and trade hardware for faster execution time. 
Algorithms using normalization techniques represent operands 
or a simple function of that operand as a continued product 
or continued summation, where the terms of the summation or 
product can easily be chosen in a step by step process. 
The builtin functions and divide operation can be executed 
in one to three multiplication cycles to a register length 
precision, assuming that the time needed for addition is 
significantly greater than the time necessary to perform low 
precision comparisons, shift operations or complementations 
and a fast ROM with a size of 100 words is available. There­
fore, the operations such as divide, logarithm, square root, 
arc tangent and absolute value take one multiplication cycle; 
tangent, sine and cosine take two; and exponentiation, arc 
sine and arc cosine take three multiplication cycles, where a 
multiplication cycle time is defined as the time required to 
perform, on the average, m low precision comparisons, m 
shifting operations and m/3 additions, m being the length of 
the mantissa of a floating point operand. 
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An apply operation is assigned an execution time of 
fourteen, which includes setting up the procedure execution 
environment and passing the argument structure. Read and 
write operations take ten memory cycles, including data conver­
sion. Readedit and writedit operations execute in three memory 
cycles. Finally, multiplication operation is assigned an 
execution time of three memory cycles. Table 2.4 shows the 
feedback data flow interpreter operations and their operation 
times. 
Table 2.4. Execution Time of Base Machine Operations 
Operation 
Time Operations 
1 select, append, constant 
3 negate, not, readedit, writedit 
4  +. -, relationals, or, and 
5 abs, arctan, log^, sqrt 
6 / 
8 tanh, cosh, sinh, cos, sin, tan 
10 read, write 
12 arcsin, arccos, ** 
14 apply 
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To Study the sensitivity of intrinsic parallelism to 
changes in operation execution time, the execution time of 
all the operators except the builtin functions and read are 
assigned a value of unity. Read operation is assigned a value 
of two, as it uses two append operations to produce the struc­
ture consisting of the input data value and file. The builtin 
functions are again given execution times as in the previous 
case. Table 2.5 represents the second set of execution time. 
Table 2.5. Operator Execution Times 
Execution 
Time Operations 
1 negate, abs, not, atan, +, -, *, /, 
relationals, select, append, apply 
log, sqrt , write, readedit, writedit, 
cons 
2 tan, cos, sin, tanh, cosh, sinh, read 
3 acos, asin, ** 
Results 
The intrinsic parallelism in the high level programs and 
the resource requirements to execute the programs, whose 
characteristics are shown in Table 2.6, are obtained by 
translating the high level program to data flow language and 
executing on a feedback data flow interpreter. The programs 
Table 2.6. Program Characteristics 
Program # High # Assembly Iterations Conditionals 
Name Level Instrs. Total Nesting # state- Total Nesting # state-
Statement # Level ments # Level ments 
WEWB 35 69 - - - 2 1 15 
PRPF 90 295 11 2 49 3 2 67 
MLTPLY 43 112 5 2 27 - - -
GRUP2 63 203 2 2 31 6 5 47 
BP3 26 97 1 1 16 - - -
BP6 43 144 2 2 40 4 4 33 
SSP2 40 131 1 1 8 2 2 29 
CUBN 45 117 3 1 22 - - -
PLY 86 235 6 3 59 5 3 66 
GNFLTl 54 132 3 2 30 4 3 41 
RTD2 28 201 2 2 25 2 1 6 
SPDI 73 232 5 2 28 8 6 58 
EXSM 35 134 1 1 8 3 3 9 
SE35 37 85 1 1 11 1 1 25 
MEBS 44 94 2 2 12 1 1 10 
DGT3 51 108 1 1 22 5 2 37 
JELF 74 152 2 1 21 6 3 56 
MVS 66 168 6 1 28 4 4 54 
QSF 37 74 1 1 13 1 1 23 
SIMQ 98 235 7 3 75 4 2 45 
MXRA 92 288 4 3 61 10 6 76 
MEST 101 276 6 3 69 8 3 60 
QATR 93 177 3 2 48 6 5 66 
PECR 137 353 6 3 78 12 4 119 
ELIl 84 217 1 1 31 10 4 64 
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are executed with only one set of data and the selected data is 
such that the execution follows the normal conditional branches. 
The iterations in the program are executed a minimum of five 
times. 
Intrinsic parallelism of a given program is the ratio 
of the sequential execution time (Xg) to parallel execution 
time (Tp). The sequential and parallel execution times are 
obtained by setting the operation times of identity and merge 
instructions to zero, and the execution time of other instruc­
tions are either selected from Table 2.4 or Table 2.5. The 
assignment of zero time for identity and merge operations 
allows a comparison with the execution time on an equivalent 
sequential machine which required no synchronization and also 
eliminates the effect of known overhead identity operations 
generated by the compiler. The instruction execution times 
in Table 2.4 include the memory fetch time as part of the 
operation, whereas the execution times given in Table 2.5 in­
clude only operation time. The intrinsic parallelism and 
resource requirements corresponding to minimum parallel 
execution time are obtained by providing more than enough 
functional units of each type to eliminate resource contention. 
The sequential and parallel execution times along with 
the intrinsic parallelism are shown in Table 2.7. The ratio 
Tg/Tp represents the intrinsic parallelism in the high level 
program using instruction execution time without memory fetch. 
Table 2.7. Intrinsic parallelism for two sets of execution times 
Program 
Name 
Parallelism Based on 
Add Time of 1 Unit 
Parallelism Based 
on Add Time of 4 Units 
Percentage 
Change 
^s'Tp Ts ^P* Ts'/Tp 
WEWB 41 22 1.86 196 111 1.76 5.37 
PRPF 947 295 3.21 2284 703 3.24 0.93 
MLTPLY 367 157 2.33 1216 571 2.12 9.01 
GRUP2 457 270 1.69 1750 984 1.77 4.73 
BP3 700 203 3.44 3676 1083 3.39 1.45 
BP6 103 58 1.77 444 239 1.85 4.51 
SSP2 207 117 1.76 771 461 1.67 5.11 
CUBN 542 228 2.37 1646 746 2;21 7.17 
PLY 265 112 2.36 833 393 2.11 10.59 
GNFLTl 305 111 2.74 1273 448 2.84 3.64 
RTD2 586 254 2.31 2809 1135 2.47 7.36 
SPDI 618 253 2.50 2272 871 2.60 4.00 
EXSM 361 156 2.31 1341 552 2.38 3 03 
SE35 20(5 130 1.58 730 480 1.52 3.79 
MEBS 171 83 2.06 598 315 1.89 8.25 
DGT3 180 77 2.33 610 266 2.29 1.71 
JELF 153 64 2.47 678 321 2.11 14.57 
MVS 178 85 2.09 561 252 2.22 6.22 
QSF 15 9 87 1.82 551 316 1.74 4.39 
SIMQ 413 200 2.07 1339 641 2.08 0.48 
MXRA 288 160 1.80 854 546 1.56 13.33 
WEST 534 275 1.94 1837 1014 1.81 6.70 
QATR 554 202 2.74 2328 803 2.89 5.47 
PECR 145 55 2.63 466 174 2.67 1.52 
ELIl 41 16 2.56 173 72 2.40 6.25 
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and the ratio t^'Ap' is the measure of intrinsic parallelism 
when the instruction execution time includes memory fetch. 
Percentage change, indicates the effect of including memory 
fetch in the instruction execution time. The percentage change 
in absolute value of intrinsic parallelism due to memory fetch 
range from 0.48(SIMQ) to 14.4(JELF). Without any attempt to 
optimize the programs, the measured parallelism ranged from 
1.58 to 3.44, when the fetch time is not part of instruction 
execution time, and ranged from 1.52 to 3.39 when the fetch 
time is part of instruction execution time. 
The instruction execution times in Table 2.5 is used to 
obtain the results in the rest of this section. To study the 
optimizing effect of forward substitution transformation with­
in statements of the high level program and the inhibiting 
effect of sequential file operation on parallel execution time, 
the identity and the merge operators are assigned zero execution 
times. Table 2.8 shows the parallelism in the high level 
program. The column l-T^'/T^ indicates the reduction in par­
allel execution time obtained by applying the forward substi­
tution transformation (including a balance of the resulting 
expression tree) to a block of assignment statements. The 
decrease in parallel execution time ranges from 0 for WEWB to 
4.0 for BP3. Except for BP3 and SE35, the reduction in 
parallel execution times are lees than lO percent. A substan­
tial reduction in parallel execution time is possible, if 
Table 2.8. Parallelism in HigK Level I'rograms 
Program Original High Level Forward Input/Output 
Name Program Substitution 
%'/TP %" 
Ignored 
T " T "#T 
P s / p 
WEHB 41 22 1.86 106 22 0 2.58 34 18 1.88 .18 
PRPF 947 295 3.21 - - - - - - - -
MLTPLY 367 157 2.33 - - - - 313 118 2.65 .25 
GRUP2 457 270 1.69 502 262 .03 1.09 332 189 1.76 .30 
BP3 700 203 3.44 1572 121 .40 2.24 618 188 3.28 .08 
BP6 103 58 1.77 - - - - — - - -
SSP2 207 117 1.76 273 112 .05 1.31 117 53 2.20 .55 
CUBN 542 228 2.37 675 222 .03 1.24 432 153 2.82 .33 
PLY 265 112 2.36 - - - - 233 88 2.65 .21 
GNFLTl 303 111 2.74 488 105 .05 1.6 238 67 3.55 .40 
RTD2 586 254 2.31 2039 241 .05 3.48 - - - -
SPDI 618 253 2.50 - - - - 552 212 2.60 .16 
EXSM 361 156 2.31 424 143 .08 1.17 273 96 2.84 .38 
SE35 206 130 1.58 235 111 .15 1.14 140 86 1.62 .34 
MEBS 171 83 2.06 - - - - 101 34 2.97 .59 
DGT3 180 77 2.33 - - - - 144 31 3.67 .60 
JELF 158 64 2.47 - - - - 98 41 2.39 .36 
MVS 178 85 2.09 - - - - 135 54 2.50 .36 
QSF 159 87 1.82 273 84 .03 1.71 95 44 2.15 .49 
SIMQ 413 200 2.07 - - - - 341 144 2.36 .28 
MXRA 288 160 1.80 290 156 .03 1.01 181 113 1.60 .29 
MEST 534 275 1.94 798 270 .02 1.49 497 245 2.02 .11 
QATR 554 202 2.74 - - - - - - - -
PECR 145 55 2.63 - - - — 106 26 4.08 .53 
ELIl 41 16 2.56 - - — — 35 12 2.92 .25 
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forward substitution produces longer expression trees with 
operators which allow tree balancing. Even though forward 
substitution produced longer expressions, the operators in the 
expression did not permit the formation of a balanced tree as 
reflected by the zero reduction in the parallel execution time 
and the increase in the number of operations for the program 
WEWB. The ratio is an indication of the redundancy of 
operations introduced by the forward substitution transfor­
mation. The amount of redundancy introduced ranges from 1.01 
for MXRA to 3.48 for RTD2. The redundancy factor is a function 
of the number of dependent statements that can be eliminated 
in the basic block after forward substitution. The redundancy 
factor increases with the decrease of dependent statements 
that can be eliminated. Care should be taken in applying 
forward substitution transformation to programs to be executed 
on a feedback data flow interpreter. 
To measure the effect of sequential file operation on 
concurrent execution of programs, the output statements in the 
high level program were eliminated and the input statements 
were replaced by statements which assign input data values to 
identifiers in the input list. This makes all the input 
data values available simultaneously, except in the case of a 
subscripted identifier. For the subscripted identifier the 
values are appended to form a structure before they can be 
used any further. The ratio in Table 2.8 shows the 
s p 
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intrinsic parallelism without the sequential input/output file 
operations. The intrinsic parallelism varies from 1.60 for 
MXRA to 4.08 for PECR. For programs BP3, JELF and MXRA, there 
was a reduction in the intrinsic parallelism when the I/O 
effect was removed. This indicates the contribution of sequen­
tial overlapped I/O operation to the intrinsic parallelism. For 
all the programs the parallel execution time T^" is less than 
the corresponding parallel execution time for the original 
program. The value 1 - Tp"/?^ indicates the decrease in paral­
lel execution time and this ranges from 8 to 60 percent. 
Table 2.9 shows the intrinsic parallelism, the execution 
speedup, and the overhead necessary to maintain data determi­
nancy and to avoid deadlock for the twenty-five programs. The 
ratio TgVtp' (execution speedup) is obtained by assigning an 
execution time of unity to identify and merge operators. The 
execution speedup ranges from 2.2 for SE35 to 4.97 for PECR. 
The increase in the ratio t '/% ' is due to the substantial 
s p 
increase in the sequential execution time (t^') compared to 
the parallel execution time (? '). The relatively small in-
P 
crease in the parallel execution time is due to the fact that 
the overhead operators execute in the same time step. The 
overhead required to provide deadlock-free determinate con­
current processing is represented by T^'/Tg for the feedback 
data flow interpreter. This overhead ranges from 1.16 for BP3 
to 3.12 for GNFLTl. The overhead factor is a function of the 
Table 2.9. Intrinsic Parallelism and Speedup 
Execution Time With 
Overhead Operators 
s 's 'A, 
Overhead 
Ts'/ts 
Program 
Name 
Execution Time Without 
Overhead Operators 
s 
WEWB 411 22 1.86 60 24 2.50 1.46 
PRPF 947 295 3.21 1377 319 4.31 1.45 
MLTPLY 367 157 2.33 642 208 3.00 1.74 
GRUP2 457 270 1.69 1299 482 2.69 2.84 
BP3 700 203 3.44 812 213 3.812 1.16 
BP6 103 58 1.77 232 75 3.09 2.25 
SSP2 207 117 1.76 427 172 2.48 2.06 
CUBN 542 228 2.37 823 285 2.88 1.51 
PLY 265 112 2.36 531 165 3.21 2.00 
GNFLT:L 305 111 2.74 954 251 3.80 3.12 
RTD2 586 254 2.307 931 301 3.09 1.58 
SPDI 618 253 2.50 1313 415 3.20 2.10 
EXSM 361 156 2.31 596 197 3.02 1.65 
SE35 206 130 1.58 374 170 2.20 1.81 
MEBS 171 83 2.06 323 118 2.73 1.88 
DGT3 180 77 2.33 367 110 3.33 2.03 
JELF 158 64 2.47 327 103 3.10 2.07 
MVS 178 85 ' 2.09 319 126 2.50 1.80 
QSF 159 87 1.82 315 123 2.56 1.98 
SIMQ 413 200 2.06 844 293 2.88 2.04 
MXRA 238 160 1.80 613 245 2.50 2.12 
MEST 534 275 1.94 1186 398 2.97 2.22 
QATR 554 202 2.74 969 282 3.43 1.74 
PECR 145 55 2.63 438 88 4.97 3.02 
ELIL 41 16 2.56 75 24 3.13 1.82 
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program structure. The presence of conditional and iterative 
constructs increase the overhead operators and hence the over­
head factor. 
The resource requirements consist of data path, data 
memory and processor requirements. The resource requirements 
are obtained for minimum parallel execution time by assigning 
unit execution times to the identity and merge (overhead) 
operators. The results presented in the following tables are 
selected to show the highlights of similator output; the com­
plete set of simulator output data appears in the Appendix. 
Table 2.10 shows the data path requirements for a selected 
subset of the programs. The selected results show the range of 
values produced by executing the programs on the feedback data 
flow simulator. In each entry the first figure is the maximum 
resource requirement encountered during any time step of the 
simulated execution. The second figure gives the average re­
source requirements over the complete execution and the third 
figure is the standard deviation from this average. The row 
labeled composite in Table 2.10 and Table 2,11 summarizes the 
results for all the test programs. The first figure is the 
average of the maximum resource requirements. The second 
figure is the average of the twenty-five averages, and the 
third is the standard deviation associated with the overall 
averages. 
Table 2.10. Representative Data Path Bequirements . 
Program 
Name 
Instructions 
Fetched 
Acknowledg­
ments 
Destina­
tions 
Control 
Tokens 
Structure 
Memory 
References 
Elementary 
Memory 
References 
PRPF 34/4.1/3.6 48/8.8/6.8 51/6.5/6.7 34/3.3/6.8 50/3.5/5.2 46/6.1/5.3 
PECR 27/4.9/4.4 50/11.8/10.2 42/7.4/7.6 33/4.8/7.9 18/2.8/3.5 38/6.5/6.3 
RTD2 13/2.6/2.8 37/5.4/7.3 31/3.9/5.1 24/1.5/4.9 3/0.3/0.8 14/4.7/3.5 
EXSM 6/2.9/1.6 13/6.0/3.4 14/4.4/2.8 21/1.9/5.3 12/1.7/2.5 24/4.8/4.4 
SE35 11/2.1/1.3 20/4.7/3.7 14/3.2/2.3 21/1.6/4.9 11/1.4/2.2 19/3.2/2.5 
BP3 9/3.5/1.9 20/6.2/4.0 22/5.5/4.1 22/1.0/4.7 3/0.1/0.6 21/7.7/3.9 
Compos­
ite 
13.5/3.0/0.6 27.3/6.4/1.5 23.8/4.5/1.0 21.9/2.3/0.8 15.2/1.7/1.0 21.5/4.4/1.4 
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Table 2. 11. Representative Data Memory Requirements 
Program 
Name 
Real 
Cells 
Integer 
Cells 
Structure 
Cells 
Boolean 
Cells 
PRPF 55/36.1/15.4 44/15.6/9.3 35/29/4/8.5 2/0.01/0.1 
PECR 21/12.6/6.6 25/11.9/7.1 15/7.0/5.9 0/0/0 
RTD2 17/13.2/5.2 4.2.5/1.2 2/0.1/0.4 2/0.72/0.53 
EXSM 31/16.1/8.6 6/3.5/1.2 21/9.9/6.4 2/0.06/0.29 
SE35 20/10.5/5.8 8/6.0/1.5 17/8.9/4.6 0/0/0 
BP3 25/18.9/6.2 0/0/0 2/0.1/0.3 0/0/0 
MXRA 27/17.8/7.9 14/11.1/1.5 21/14.9/6.9 3/0.19/0.54 
Compos­
ite 25.2/14.6/8.3 12.7/8.0/5.2 15.1/8.8/7.3 1.04/0.21/0.20 
Data path requirements The instruction fetch indicates 
the traffic between the instruction memory and the functional 
units. The average number of instruction fetch varies from 2 
to 5 and the standard deviation ranges from 1.3 to 4.4. The 
maximum number of instructions fetched at any time step in the 
execution of the program varies from 8 to 34. The signifi­
cantly higher maximums are largely attributable to three 
operators: merge, identity and cons. The merge operator 
is provided to eliminate data non-determinancy by serving as a 
staging place for data values. Each identifier in an itera­
tion construct has a merge operator and most of these oper­
ators execute simultaneously, thereby pushing up the maximum 
number of instructions fetched. The compiler generates 
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identity operators to follow the merge operators to distrib­
ute the data values to the operators inside the body of the 
iteration construct. The identity operator also serves as a 
single gating point for the gated identifier, thereby re­
ducing the amount of signal flow. The cons operator is used 
to initialize identifiers which are assigned constant value in 
the program. The higher maximum instruction fetch occurs 
during the moments of time when the merges, identifiers or cons 
execute. Note that the average number of instruction fetch 
is very close to the speedup obtained with overhead, shown in 
Table 2.9, Any deviation present is due to the presence of 
instructions with non-unity execution time. 
The number of acknowledgments are the back signals sent 
to the predecessor instructions which supplied the operands 
(including gate value) to the fetched instructions. The 
average number of acknowledgment ranges from 3 to 12 and the 
maximum number of acknowledgment varies from 13 to 15. The 
peak value occurs when identity instructions used to stage 
values for gating are enabled simultaneously by the arrival 
of control tokens from the conditional for the iteration con­
struct. The average acknowledgment is approximately twice 
the nuirisr of fetches, indicating the dominance of the binary 
operators. 
The functional unit sends the address of the result 
produced by the operation to successor instructions defined 
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by the destination field. The number of result tokens sent to 
successor instructions represents the traffic due to the desti­
nations (data tokens). The average number of destinations 
ranges from 3 to 8 and the peak traffic again occurs when the 
identity instructions distribute data values to instructions 
in the body of the iteration construct. The peak value varies 
from 13 to 51. 
Control tokens are the number of gate values sent to 
instructions by the relational functional unit. Peak loads in 
control token occur when the decider of the iterative construct 
sends signals to merge and identity instructions in the itera­
tion construct. 
Structure memory reference indicates the number of 
references made to the structure type data cells. These refer­
ences are largely due to array operations. Another contrib­
utor to structure memory references is the input instruction. 
Memory reference made do not include the traffic due to the 
reference count management of the data memory cells. The 
elementary memory references consist of the number of refer­
ences made to all elementary data types. The average elemen­
tary memory references vary from 3.1 to 7.7. 
Data memory requirements Table 2.11 shows the data 
memory requirements for a selected subset of the programs. 
The real, integer, structure and boolean cells represent the 
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number of data cells of each type allocated for the execution 
of the program at any time. These are the data cells whose 
reference counts are not zero at any point in time. The average 
value of real cells needed ranged from 4.1 to 36.1. The 
average number of integer and structure cells varied from 0 to 
22.4 and 0.1 to 29.4, respectively. This is significantly less 
than the amount of memory required using traditional block 
memory management methods. 
Processor requirements The maximum functional units 
of each type required to execute each of the twenty-five pro­
grams appear in the Appendix. Table 2.12 shows only the 
functional units for which the maximum demand was greater 
than two. For the purpose of comparison the maximum number of 
f e t c h e s  i s  a l s o  g i v e n  i n  T a b l e  2 , 1 2 ,  
The intrinsic parallelism and the low data mamory require­
ments show the relative advantage of the feedback data flow 
interpreter over an equivalent sequential machine. The cost 
of these advantages is illustrated in Table 2.10 by the 
extensive flow of informations whithin the network which inter­
face the functional units and memories. 
Conclusions 
This chapter illustrates how simulation has been used in 
evaluating the performance of a feedback data flow processor 
capable of scalar operations only. The intrinsic parallelism 
for the twenty-five small programs is only modest compared to 
Table 2.12. Maximum functional Unit requirements (SEL-select, NEG-negate) 
Program 
Max 
Instr 
Fetched 
Maximum Functional Units Needed 
Merge Ident Cons Other major requirements 
WEWB 10 4 2 9 4(/) 
PRPF 34 13 10 10 10{*),8(+),4(SEL),3(**),3(>),3(NEG) 
MLTPLY 14 7 5 8 6(SEL) ,5(+) ,3(*) 
GRUP2 15 12 13 8 3(NEC) 
BP 3 9 7 1 1 4(*) ,3( + ) 
BP 6 12 10 10 1 None 
SSP2 10 4 8 5 5(SEL) ,3(+) ,3(-) 
CUBN 9 6 5 7 5(SEL) ,4( + ) ,3(-) 
PLY 16 5 6 8 4 (SEL) ,3(*) 
GNFLTl 12 8 4 4 4( + ) 
RTD2 13 5 13 2 4(*) ,4(**) 
SPDI 18 9 8 10 5(+) ,3(*) ,3(NEG) 
EXSM 6 4 4 5 6 (SEL) 
SE35 11 4 4 4 4 (SEL) 
MEBS 9 7 4 6 5 (SEL) ,3(+) 
DGT3 11 6 5 4 4(SEL),4(-) 
JELF 9 4 8 5 None 
MVS 17 10 6 4 9 (SEL) ,4(*) ,4(+) ,4(-) 
QSF 8 7 4 4 4 (SEL) ,3(*) 
SIMQ 12 9 9 9 4(+) ,3(SEL) ,3(-) 
MXRA 11 9 9 5 4 (SEL) ,3(NEG) ,3(=) 
MEST 15 11 12 11 3(SEL) 
QATR 11 6 6 5 4(+) 
PECR 27 14 14 7 4( + ) ,3 (SEL) 
ELIl 8 1 5 5 None 
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a sequential processing capability. The data memory require­
ment is significantly less than that of a system which uses a 
traditional block memory allocation feature. The processor 
requirement is dominated by the overhead operators. The main 
drawback seems to be the cost, in terms of information flow in 
the network connecting the memory and functional units, there­
by indicating the need for better memory organization and 
modifications to the processor to achieve a reduction in the 
data path requirements. 
The simulation studies do not measure the potential 
parallelism which could be exploited by the concept of streams. 
However, it appears that only four of the programs PLY, SPDI, 
MLTP and CUBN have a significant amount of such exploitable 
parallelism. By assuming the avilability of vector functional 
units, this exploitable parallelism is estimated by graph 
analysis techniques in Chapter II. 
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CHAPTER III. ANALYSIS OF PROGRAM GRAPH 
Introduction 
System performance can be predicted without building the 
real system by using either simulation or analysis techniques. 
In Chapter 11, the simulation principle was used to study the 
performance of a feedback data flow processor. Even though 
simulation techniques predict system performance at a step 
closer to the real system, the effort and cost may become 
prohibitive and moreover the structural relationship among 
system components may not be easily visible to a casual ob­
server. On the other hand, analytical models not only show 
explicitly the structural relationship but also provide a clear 
understanding of the analyzed system. The usefulness and 
accuracy of a model under a given situation will depend on how 
closely the model matches the modeled system and the modeling 
tools used in extracting the results. 
As a modeling tool both Petri nets and directed graphs 
are powerful [3, 5, 10, 12, 17, 19, 24, 31, 34], yet flexible 
enough to represent asynchronous concurrent systems. They 
model in a natural way processes which are inherently parallel 
and restricted by precedence relationship. 
Although the directed graph model is used to predict the 
intrinsic parallelism present in high level programs, the 
Petri net model could have been used instead of the directed 
graph. 
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In this chapter, the section called Definition and 
Notations is an introduction to graph theory, the section on 
Background Material reviews previous work and the section on 
Acyclic Directed Graph for Model I Architecture contains the 
performance analysis assuming a feedback data flow processor 
capable of operations on elementary data types and individual 
structure components as commonly found in algebraic languages 
[5]. 
Graph Representation for Model II Architecture presents 
the performance analysis assuming a second model architecture 
which is an enhancement of the first in that vector operations 
are added to the basic feedback data flow processor. The 
last section in this chapter extends the analysis to include 
a Stream Read feature. 
Definitions and Notations 
Before presenting the directed graph model and performance 
analysis, the formal definition of the directed graph [13,29] 
together with the related terminology used in this thesis is 
introduced. 
A graph, G, is a three tuple <N, A, F> where 
where N is a non-empty set of unique nodes 
{n^f n2» ... n^} * 
A is a non-empty set of unique arcs 
{a 2^  , ® 2 ' • • • 5^} « 
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F is a function from the set A of arcs to 
the set N X N . 
F: A N X N 
If, for a given ordered pair (nu, n^) , there are k distinct a 
in A for which F(a) = (nu, n^) then there are k arcs from node 
to node n^ and the graph is called a multigraph. Figure 
3.1 is an example of a multigraph. 
Example n^ 
.m 
I "2 
*3 
Figure 3.1. A multigraph 
For a given arc a = (nu, n^)^ the node n^ is called the initial 
node and n^ the final node. A simple graph is a multigraph 
where the function, F, is one-to-one. 
A Path, P, of graph G is a sequence of arcs (a^, ag, ... 
a^^) such that for every pair (a^, a^+^) of consecutive arcs in 
P the final node of the arc and the initial node of the 
second arc a^+^ coincide. 
A finite sequence of arcs a^, agf ... a^ is said to con­
stitute a path of length The nodes and n^^^ are said to 
be the initial and final nodes of the path respectively. If 
^1 ^  "£+1 the path is said to be a cycle and if 
but otherwise all the nodes in the path are distinct, then the 
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path is called a proper cycle. A path in which all the 
nodes on the path are distinct is a proper path. 
Example : 
{n^, Hg, ng} is a proper cycle 
{n^, ng, ng} is a proper path of length = 2 
Figure 3.2. Graph with a cycle 
In a cycle free (acyclic) graph, if there exists a proper path 
from a^ to aj 
then a^ is the ancestor of a^ and 
is the descendant of a^. 
If the path length is 1 then a^ is the direct ancestor of a^ 
and a^ is the direct descendant of a^. 
In Figure 3.2 
ng is a descendant of n^ and 
ttg is the direct descendant of n^. 
A node n^ is reachable from another node n^ in a graph 
G = <N, A, F> if n. = n. or there is a path from n. to n.. 
i J ^ D 
A subgraph Gr of a graph G is a subset of the set of 
nodes of G together with all the arcs connected to these nodes. 
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Figure 3.3b shows a subgraph. Two subgraphs G' and G" of a 
program graph G are said to be disjoint if they do not share 
a common node. 
a) Graph b) Subgraph 
Figure 3.3. A graph and an associated subgraph 
A transition sequence is a subgraph which contains the 
initial and final nodes of the graph such that the final node 
is reachable from the initial node. 
a) A Graph 
'2 "5 "6 "9 
b) Transition Sequence 
c) Another Transition Sequence 
Figure 3.4. A graph and two of its transition sequences 
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Figure 3.4b and c represent two transition sequences. If a 
is the transition sequence, then the length of the transition 
sequence L(a) is the number of nodes in a. In Figure 3.4c, 
L(a) = 5. 
A path which contains no cycles is acyclic and a graph in which 
all paths are acyclic is an acyclic graph. The model used in 
this thesis is based on acyclic directed graph. 
Background Material 
Graphs have been used extensively to model computations 
in computer science. The best known among all the graphs is 
the flowchart which represents the sequential control in the 
computation. Even though flowcharts are an important branch 
of graph theory, the review presented here is for models 
which have a direct bearing on the study of concurrent 
processing. Some models are completely interpreted, some 
partially interpreted and others uninterpreted. Depending 
on the model, they are used to measure the performance, deter­
minancy, proper termination, and equivalence or other charac­
teristics of multiprocessing systems. 
Karp and Miller's [17] model, called the computation 
graph. is a directed graph in which nodes denote operations 
and branches represent storage elements. The storage elements 
are first=in=fir3t=out queues. Each branch is assigned four 
non-negative integers which define the execution rule for a 
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node in the graph. Therefore, the computation represented by 
the computation graph is deterministic. 
The directed acyclic bilogic graph [3, 10] was developed 
to represent computations on a variable structure computer. 
The nodes in the graph represent statements in the program and 
the arcs represent the precedence among the statements. Each 
node is assigned either a EOR or AND type logic. A legal 
graph in this model has a unique initial and terminal vertex. 
This model is used primarily to determine an a priori assign­
ment and sequencing of computations in a multiprocessor 
system. 
The program graph [31] is a direct extension of the 
previous model. This model is completely interpreted where 
the nodes represent operations and the arcs represent the 
storage elements and transmission of data and/or control. 
Each of the arcs on a node carry control information and, 
depending on the information residing in each of the arcs 
incident into and out of the node, the computation is 
initiated. The graph is formed by interconnecting the 
corresponding control and data arcs of the nodes correctly. 
The program graph represents a deterministic computation. 
Necessary and sufficient conditions to prevent execution end­
ing in a deadlock state, along with transformations to get an 
equivalent graph for the program graph is also presented. 
Among other graph theoretical models, the directed acyclic 
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graph [34] is used for automatic sequencing of processes on 
a given number of autonomous processing units. In the event 
of the number of processes being greater than the available 
number of processors, then the process with the largest number 
of successors is processed first. If all of the processes 
have the same number of successors, then the tie is broken 
in favour of the process with the smallest execution time. 
Acyclic Directed Graph for Model-I Architecture 
A model for computation processes called timed program 
graph (TPG) is presented in this section. The timed program 
graph explicitly indicates the data dependency among the 
different parts of the process in a natural way. The model I 
architecture is a feedback data flow processor capable of 
operations on elementary data types and individual structure 
components [7, 26]. 
Machine level graph rèprêsêntation 
The data flow program is represented as a timed program 
graph which is a variation of the graph model introduced by 
Martin and Estrin [23, 24]. The nodes in the timed program 
graph represent the basic operations supported by the data 
flow processor described in Chapter II and the arcs represent 
the data dependency among the operations in the data flow 
program. 
All non-trivial programs have iterative constructs 
which introduce cycles in the graph model. The presence of 
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cycles in the graph increases the complexity of estimating 
the transition sequences compared to an acyclic directed 
graph. The cycles can be eliminated by transforming the cyclic 
graph to a transitive directed graph using the transformations 
presented in [23, 24]. For a well-formed program, the transi­
tive directed graph is formed by removing the cycle and modi­
fying the execution time of all the nodes inside the cycle by 
a multiplicative factor corresponding to the number of times 
the cycle will be traversed during program execution. In 
high level programs, the number of times the loop executed 
and the probability of the conditional taking one branch or 
another is dependent on input data or values calculated during 
the execution of the program. Therefore assigning values to 
these parameters during the estimation process demands an a 
priori knowledge of the values of the parameters. In the 
timed program graph model, the above parameters are assigned 
variable names. Also, the nodes in the graph are assigned 
execution time, where the execution time is the time to 
execute a given operation normalized with respect to the add 
function time. Any node in the graph representing the 
synchronization operation or an operation for which there is 
no corresponding operation in sequential processing is either 
eliminated or assigned an execution time of zero. The result­
ing timed program graph, G, can be characterized by a four-
tuple . 
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G = <N, A, T, B> 
where 
N is a non-empty set of unique nodes 
{n^f ^2' • • • } 
A is a non-empty set of unique arcs 
^ai' ^2' ••• 
F is a function from set A of arcs to the 
set N X N 
F: A -+• N X N 
T is a function from set N of nodes to 
R= {0, 1, 2 ,  ...} the set of natural numbers 
B is a function assigning branching probabilities 
to the arcs 
B: A-»- {x; 0£x^l} 
A few examples are presented to illustrate the above princi­
ples. A segment of high level program and the corresponding 
program graph is shown in Figure 3.5. Notice that the pro­
gram graph for this program segment is similar to the data 
flow program representation of Dennis [5] except that input is 
modeled as a basic machine operation. The machine level pro­
gram graph models program execution on a feedback data flow 
processor without introducing any error in the measurement. 
For large programs the gain in accuracy of the analysis may 
outweigh the amount of work introduced in terms of the number 
of nodes and paths in the graph. 
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si input a, b, c, d file = f format = 4FC6) 
s2 y := a*a + b+b; 
s3 g := a*b; 
s4 V := y*y*(g+b); 
s5 u := v*v + y/c; 
s6 w := u*d; 
a) Segment of High Level Program 
,F(6) 
Read 
Select! : 3 2 Select 
F(6r-^ i 
2  ^  Read 
ilect|6 5 Eelect 
F(e; 
«  9  
Read 15 
Select lelect 
17 
Read 
Select Sel. 
t^(G) = 23 
b) ifechine Level Program Graph ^ 
Figure 3.5. Machine level and approximate program graph 
representation 
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3:2 
sl-< 
3:2 
sl-d 3:2 
;l-d) 3:2 
3:2 
c) Approximate Timed Program Graph 
Tg(G') = 23 , Tp(G') = 11 
IP(G') = 23/11 = 2.1 
Figure 3.5 (Continued) 
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For the program graph in Figure 3.5b, the parallel exe­
cution time, assuming an execution time of all operators to be 
unity, is the maximum of the ten transition sequences and the 
sequential execution time is the sum of the operation time of 
the operators in the program graph. The ten transition se­
quences produced are: 
^1 
= 
-L f 2 ,  4 ,  5 ,  7 ,  8 ,  1 0 ,  1 1  ,  2 4  
^ 2  L  f  2 ,  4 ,  5 ,  7 ,  8 ,  1 0 ,  1 2  ,  2 3 ,  2 4  
^ 3  1  0  2 ,  4 ,  5 ,  7 ,  9 ,  1 9 ,  2 2  ,  2 3 ,  2 4  
^ 4  J -  f  2 ,  4 ,  6 ,  1 4 ,  1 6 ,  2 0 ,  2 1 ,  2 2 ,  2 3 ,  2 4  
^ 5  • L  /  2 ,  4 ,  6 ,  1 6 ,  2 0 ,  2 1 ,  2 2 ,  2 3 ,  2 4  
^ 6  - L  /  2 ,  4 ,  6 ,  1 5 ,  1 7 ,  1 9 ,  2 2 ,  2 3 ,  2 4  
^ 7  - L  r  2 ,  4 ,  6 ,  1 5 ,  1 7 ,  1 8 ,  2 0 ,  2 1 ,  2 2 ,  2 3 ,  2 4  
^ 8  
= 
- L  f  2 ,  3 ,  1 4  ,  1 6 ,  2 0 ,  2 1 ,  2 2 ,  2 3 ,  2 4  
^ 9  J .  /  2 ,  3 ,  1 3  ,  1 7 , 1 9 ,  2 2 ,  2 3 ,  2 4  
^ 1 0  
= 1 ,  2 ,  3 ,  1 3  ,  1 7 ,  1 8 ,  2 0 ,  2 1 ,  2 2 ,  2 3  ,  2 4  
The parallel execution time (Xp) = max [ogl, — 
l*iol} = I07I' 
That is, = sum of execution times of nodes in a- = 11 and 
P ' 
Tg = 23. Note that node 24 is a unique terminal node added to 
satisfy the definition of transition sequence and it does not 
have a counterpart in high level programs and hence is assigned 
an execution time of zero. Even though the program graph in 
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Figure 3.5 is a multigraph, the timed program graph is a simple 
graph with the multiplicity eliminated. To obtain the transi­
tion sequence and hence the longest path in the graph, 
path algorithm may be used, after producing a consistent 
labeling of the graph using Marimont's algorithm [28]. The 
execution times of these algorithms are of order (n + a), where 
n is the number of nodes and a is the number of arcs in the 
graph. For the program in Figure 3.5 the intrinsic parallel­
ism (IP) is the ratio T_(G)/T_(G), which is 2.1. 
s p 
Approximate graph representation 
The machine level graph representation does not introduce 
any errors in the calculation of intrinsic parallelism if the 
branching probabilities and the loop execution parameters are 
known a priori. But the amount of work involved may increase 
rapidly as the program size increases, which may make the cost 
of estimation prohibitive. A significant reduction in the 
work can be achieved by reducing the number of paths in the 
program graph. This reduction in the number of paths can be 
obtained by defining a new set of nodes N' which represent 
expressions, assignment statements, procedure invocations 
and input/output processing implied by individual components 
in I/O lists as they appear in the high level program. The 
set of arcs A' now denote data dependencies among nodes N'. 
Figure 3=5c illustrates this resulting approximate timed 
directed graph G' = <N', A', T, B> associated with the program 
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segment in Figure 3.5a. 
Calculation of parallel execution time for the program 
segment now requires traversal of only 15 arcs connecting 9 
nodes compared to 30 arcs connecting 24 nodes. The sequential 
and parallel execution times assigned to an individual node 
appear as (T ; T ) beside the node on the program graph. The S p 
sequential execution time of a node is calculated as the sum 
of the execution times of the implied base machine operations. 
The parallel execution time of a node is calculated as the 
parse tree height, produced by the compiler, based on execution 
times of the base machine operations. 
Graph representation and timing of high level constructs 
In the approximate program graph model the nodes 
represent more than one base machine operation. Therefore 
the node execution time will depend on the type of high level 
construct it represents. The sxscuticn time is formed as a 
function of the number of loop iterations and conditional path 
probabilities for well-formed high level constructs. Through­
out this section, TG(name), stands for the sequential execution 
time of the operation represented by the name and repre­
sent the execution time of the base machine operation. The 
high level constructs and their execution times are given 
below: 
77 
1. Assignment Statement (AS) 
high level 
V := E 
graph representation 
inset (AS) = inset (V) U inset (E) 
outset (AS) = outset (V) 
Execution Time 
sequential 
Tg (AS) = sum of machine level operations 
parallel 
Tp (AS) = height of parse tree 
Example 
D = A*B + Q/C 
Assuming unit execution time for ail the operations, 
A 
TG (AS) = 3 
TP (AS) = 2 
2. Conditional (C) 
high level 
if P then B 
AS 
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Graph 
inset (B) 
DR 
outset (C) 
inset (C) = inset (P) U inset (B) 
outset (C) = outset (B) 
the branching probabilities of generating 
a true or false value. 
Execution Time 
sequential 
Tg(C) = Tg(P) + aj^.Tg(B) 
parallel 
Tp(C) = Tp(P) + a^. Tp(B) 
Here B stands for the body of the conditional which 
may contain one or more high level constructs. 
if P then B^ else Bg 
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Graph 
-•--et (C) 
inset (B^l 
OIU 
. outset (C) 
inset (Eg) 
inset (C) = inset (P) U inset (B^) U inset iBg) 
outset (C) = outset (B^) | outset (Bj) 
«2 the branching probabilities 
Execution Time 
sequential 
Tg (C) = Tg(P) + «1 Tg ( B (Sg) 
parallel 
Tp(C) = Tp(P) + Tp (B^) + «2 Tp (Bg) 
Example 
i f  A > E  then Q := (A+D) *E 
else Q := (D-A)*E 
Tg(P) = Tp(P) = 1 
ts'Bll = = 2 
Tg(C) = Tp(C) =i+2'a2+2'a2 
Q 
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tg(C) = Tp(C) 1+2 • ct^+2 • 0,2 
3. Repetition (R) 
high level 
while P do B 
Graph 
inset (R) U outset (R) 
inset (B) 
outset (R) 
inset (R) = inset CP) U inset (B) 
outset (R) = outset (B) 
Execution Time 
sequential 
TG(R) = (Ng+ 1) TgCP) + NgTg(B) 
parallel 
Tp(R) = (Ng+ 1) Tp(P) + Tp(B) 
Example 
si while I <= N do 
s2 J ;= (W+Q) + (L*L); 
s3 I := I+l 
end; 
I N W Q L 
(n+1);(n+1) 
1 J ;0:0 
3-n:2 «n 
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Tg(P) = Tp(P) = 1 
Tg(S2) = 3 
TplSz) = 2 
Ts'S;,' = tplSg) = 1 
The timed program graph is the graph resulting after 
applying the transitive transformation which elimi­
nates cycles. 
high level 
«EsatB until P ^ inset (R) 
Graph inset (P) U outset (R) 
outset (R) 
inset (R) = inset (B) U inset (P) 
outset (R) = outset (B) 
Execution Time 
sequential 
Tg(R) = (Tg(B) + Tg(P)) 
parallel 
Tp(R) = (Tp(B) + Tp(P)) 
Example 
repeat 
s2 J := (J+Q) + (W*W); 
s3 I := I+l 
until I> N; 
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I N J Q w 
3N:2N 
J,I 
Non-recursive Procedure 
This section on procedure consists of procedure 
definition and procedure application. 
Procedure Definition (Proc-Def) 
high level 
procedure Proc.name (in(I^, ... out(0^, ...O^j) 
Gfsph ^1 , . inset (Proc-Def) 
¥ Proc-Def 
n  ^ o u t s e t  ( P r o c - D e f )  
1 Ok 
inset (Proc-Def) = ••• 
outset (Proc-Def) = {0^, ... O^} 
The node Proc-Def in the graph represents the body 
of the procedure definition formed from the high level 
constructs of the target language, the prologue to 
select the actual parameters from input structure to 
initiate the procedure body and the epilogue to form 
the result structure to be sent back to the calling 
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procedure. The number of machine operations to select 
the actual input parameters is a function of the num­
ber of actual parameters specified in the portion 
of the procedure definition. In general, the number 
of select operation is, | I' equal to m, 
where m is the number of input parameters. Similarly 
the number of append machine operations required to 
form the result structure is, | out(0^, ... 0^)|, equal 
to k, where k is the number of out parameters in the 
procedure definition. 
Execution Time 
sequential 
Ts (P"109»e) = » tseieot + tidentity 
Tp (prologue) = 
where the identity operator is the one which starts 
the prologue of the procedure definition. The corres­
ponding time for appending results to the output 
structure and returning the value to the calling 
program (epilogue) are: 
(epilogue) =Tp(epilogue) =k t^ppg„a+ t^aentity ' 
Note that ^append ^identity correspond 
to the time required to execute the base machine 
operations select, append and identity. Therefore 
the time to execute procedure definition is given by 
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sequential 
Tg(Proc-Def) = Tg(Prologue) + Tg(B) + (Epilogue) 
parallel 
Tp(Proc-Def) = Tp(Prologue) + Tp(B) + Xp(Epilogue) 
Procedure Application (Proc -Apply) 
high level 
Proc.Name (ind^, ••• out(0^, ... 0^)) 
Graph 
inset (Proc-Apply) 
Proc-Apply 
outset (Proc-Apply) 
0,. 
inset (Proc-Apply) = ••• Ijjj) 
outset (Proc-Apply) = {O^, ... Oj^} 
In the graph, the node Proc-Apply represents the 
formation of the actual procedure parameters required 
to initiate the procedure definition, the execution of 
the procedure definition once the procedure is initi­
ated and the distribution of the results of the pro­
cedure execution to successor instructions signaling 
the termination of the procedure application. 
Execution Time 
The procedure initiation consists of forming the 
input structure with the input parameters and the 
execution time is (initiate) = Xp(initiate) = m 
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tappend + '"apply" similarly, the procedure termina­
tion time Tg(terminate) = + tigg^tity *"4 
Tp(terminate) = tggig^t + '"identity" therefore, the 
procedure apply time is, 
sequential 
Tg(Proc-Apply) = Tg(initiate) + Tg(Proc-Def) 
+ Tg(terminate) 
parallel 
Tp(Proc-Apply) = Tp(initiate) + Tp(Proc-Def) 
+ Tp(terminate) 
5. Input/Output(I/O) 
high level 
input/output Vg, ••• file = file-name 
format = (f,^ f. , f,^\ f. ^) 
1 m 
The high level input/output statement may consist 
of a combination of elementary and structured data 
values along with control formats. The format list 
consists of m data specification formats and the rest 
are control formats. The high level input/output 
statement is represented as a set of low level read/ 
write operations corresponding to each occurrence of 
a in the input/output list. Note that it is 
possible to read structured data using an implied 
repetition construct and the execution time for 
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reading a set of data will be treated later on. Also 
there is a set of control format primitives called 
readedit/writedit corresponding to the control formats 
in the format list. 
Since the feedback data flow architecture sup­
ports only sequential file operations each read/write 
operation is sequenced on the presence of the file. 
Also, each member in the input list is represented as 
a node in the graph model, except when the operation 
is on structured data. The graph model and the 
execution time for file primitives are illustrated 
below: 
Control Formats 
readedit file = file-name format = fj^ 
inset (Readedit) = {file-name, 
V, outset (Readedit) = {file-name} 
Readedit 
Execution Time 
Tg (Readedit) = Tp(Readedit) = t 
readedit 
writedit file = file-name format = fj 
outset (Writedit) = {file-name} 
' inset (Writedit) = {file-name, fj^} 
Writedit 
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Execution Time 
Tg(Writedit) = Tp(Writedit) = t^ritedit 
If the in the input/output list represents an 
elementary value, then a single fj^ from the format 
list is associated with the elementary value to form 
the read/write machine level file operation. 
read file . = file-name = F format = f 
Graph inset (Read) = {file-name, f^ } 
Read 
outset (Read) = {file-name, V.} 
Execution Time 
The read operation removes characters from the 
head of the input file and converts them to an inter­
nal data type according to the specified format. 
The read operation forms a structure with the data 
value and the file as components. This is followed, 
at the machine level, by operations to select the 
data value and the file name for further processing. 
Therefore the time to perform the read function is : 
sequential 
TgCRead) = tpgag + 2 * 
parallel 
Tp(Read) = tread + ^ select 
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write Vj^ file = file-name format = f 
Graph inset (Write) = {file-name, 
Write 
outset (Write) = {file-name} 
Execution Time 
The write operation takes a data value, a file 
and a format as its input parameters and copies the 
data value on to the file according to the specified 
format. After the write operation is over the up­
dated file is passed on to the next output operation. 
Therefore the execution time for write operation is : 
(Write) = Tp(Write) = 
If in the input/output list represents a 
structure, then the general form is (V\(I^, Igf ••• 
V ^1 = ^11 ^12, •••' In = Gnl to with an 
associated format of the form f^^, fg^, ..., f^^^. 
In the format list one f^^ is a data format and re­
maining (k^-1) are control formats. The input/output 
of the above form implies n nested loops of form 3 
where the body B now consists of a read and zero or 
more readedits or, a write and zero or mors writsdits 
along with necessary structuring (append/select) 
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operations. 
Example 
input A, B, C file = inf format F(8,4) , F(8,5) , 
F(8,7) 
Graph inf 
inf 
output A, B, C file = opf format = F(8,6) , F(8,5), 
F(8,7) 
Graph 
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input (A(I) 1=1 to N) file = inf format = F(5,2), 
skip 
Graph 
In the graph the nodes represent; 
1. the predicate 
2. increment of loop index 
3. read 
4. append to form structure A 
5. readedit. 
6. Synchronization Constructs 
Fork (F) 
To represent initiation of concurrent activities 
in the graph model, a fork node is introduced to indicate 
the availability of operands. Zero execution time is 
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assigned to the fork operator, because there is no 
equivalent operation in the high level language for 
sequential processing. 
Graph 
inset (Fork) = {Union of the outsets of all the 
outset (Fork) = inset (Fork) 
T_(Fork) =T (Fork) = 0 
S p 
Join (J) 
The join node is the inverse of the fork con­
struct and models the collection of outsets of con­
currently executing predecessor nodes of the graph 
model. The join node is used in repetitive construct 
to enforce the feedback effect of the data flow proc­
essor and also when more than one node is active 
simultaneously in each branch of the conditional. 
inset (Fork) 
Fork 
outset (Fork) 
immediate predecessor nodes} 
Graph inset (Join) 
J ) Join 
I outset (Join) 
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inset (Join) = {Union of the outsets of all the con­
currently active immediate predecessor 
nodes} 
outset (Join) = inset (Join) 
Execution Time 
T^(Join) = T (Join) = 0 
s p 
OR 
The OR node is used to select one of two alter­
native insets in a conditional construct. 
inset (OR) 
OR 
outset (OR) 
inset (OR) = {Outset of lefthand node or outset of 
righthand node} 
outset (OR) = inset (OR) 
Execution Time 
T (OR) = T (OR) = 0 
S P 
Performance Analysis 
A timed program graph, G' = <N', A', T , B>, 
of a given high level program can be formed using the 
graph representation of the previous section. The 
intrinsic parallelism (IP) in the program can be 
approximated by the ratio of the sequential to the 
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parallel characteristic timing equations, Tg(G') and 
Tp(G')/ respectively. The characteristic timing 
equations are functions of the program structure, the 
underlying processor organization, and the type of 
transformations, if any, applied to the original pro­
gram. The effect of the applied transformation can 
be incorporated by forming a new timed program graph 
for each transformation applied to the program. The 
following assumptions, which reflect the effect of 
processor organization on the estimation of character­
istic equation, are made in estimating the performance 
characteristics. 
1. Adequate computing resources are available to 
avoid resource contention. 
2. The execution time used in the estimation of 
characteristic equation includes the operation 
execution time and fetch time for operands. 
3. The memory contention between operations executed 
in parallel in fetching operands and storing re­
sults are ignored. 
4. The time taken to fetch the instruction, decode 
and the time spent in communication channels are 
neglected. 
5. The operation time of synchronizing operators are 
made zero to eliminate their effect on intrinsic 
parallelism. 
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Based on these assumptions, a procedure to esti­
mate the sequential and parallel execution times is 
presented. The sequential and the parallel execution 
times calculated from the timed program graph is 
called the characteristic timing equations. The pres­
ence of data dependent predicate operations introduce 
interminancy as to which branch is to be taken at 
execution time. This problem is overcome by assign­
ing unique branching probability variables to each 
conditional construct in the high level program. 
The iteration parameter is handled in a similar 
fashion by assigning loop parameter variable to the 
high level iteration constructs. Therefore, the 
final characteristic equations appear as a function of 
the loop parameters, branching probabilities and the 
maximum function which selects the path with maximum 
execution time among concurrent transition sequences 
between any two given nodes in the timed program graph. 
To estimate the longest transition sequence, Marimont's 
algorithm may be used to achieve a consistent labeling 
before using the longest path algorithm [28]. The 
longest transition sequence defines the characteristic 
timing equation for parallel execution (^^(G')). 
The characteristic timing equation for sequential 
execution (Tg(G')) is the sum of the node execution 
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times of the timed program graph. The intrinsic 
parallelism, IPCG') =T (G')/T (G*), is a function of 
the branching probabilities and the number of iter­
ations . 
Figure 3.6 shows an example of a high level 
program, its timed program graph and the character­
istic timing equations for high level program below 
1. I := 1; 
2. while I <= N ^ 
3. V(I) := A(I) * B(I) ; 
4. Q(I) := V(I) * C(I) ; 
5. J := 1; 
6. while J <= N do 
7. E(I,J) := F(I,J) + K(I,J); 
8. D(I,J) ;= E(I,J) * 10.0? 
9. J := J + 1 
10. end; 
11. I =1 + 1 
12. end; 
Observe that the node, F, representing a fork opera-
ation signifies the concurrency among the different 
parts of the program and also the operator join 
represents the effect of the underlying feedback data 
flow processor, by not allowing the initiation of the 
next iteration until the first initiation terminates. 
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Figure 3.7 shows the tree formed for statements 3 and 
7 in the high level program with the machine operation 
times in parentheses. The parallel and the sequential 
execution time for node 3 and 7 are also shown in 
Figure 3.7. The execution time for node 3 and 7 are 
multiplied by the iteration parameters in Figure 3.6 
to form the timed program graph. In the timed pro­
gram graph, the node execution times are presented as 
(t : T ). The sequential characteristic timing S p 
equation, Tg(G'), is the sum of the node execution 
times of the timed program graph and the parallel 
characteristic timing equation, Tp(G')» is the maxi­
mum of the transition sequences between initial node 
1 and the terminal node J. 
Tp(G') = max {1 + (4 N^+1) + 4 N^, 1 + 4 (N^+1) + 8N^+ 8 N^, 
1 + (4 N^+l) + N^+ 4 (Ng+l) + 4 NjNg, 1 + (4 N^+D 
+ + 4 (Ng+l) + 16 N^Ng + 18 N^Ng} 
= 5 + 4 + max { 16 5 + 38 N^Ng} 
A single figure of merit for IP (G') = 73/38 is ob­
tained by letting all approach infinity at an equal 
rate in the ratio for IP(G'). This value is a measure 
of the parallelism under the assumption that the 
innermost loop totally dominates the computation. A 
more accurate estimate of the parallelism can be ob­
tained through intelligent assignment of values to 
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b) Characteristic timing equations for high level program 
2J 4(N^+1); 4(N^+1) 
0 : 0  
»l:Ni 
9^4Nj^N2:4NJ^N 
4N^(N2+1): 4N2{N2+1) 
37Nj^N^16N^N2 
8 )28N^N2:18N^N2 
T g (G') = 5+13Nj^+73NJ^N2 
Tp(G') = 5+4N^ + max {IGNifSN^+SSN^Ng} 
Lim IP(G') = 73/38 
on 
Figure 3.6. Performance analysis for a sample program 
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= append (1) 
V select (1) seiWct (1) 
(3) - ^ append + ^select 
(3) = t 
+ 6 + 1 + 1 
+ t. + t 
= 9 
append ' ^ "select 
1  + 6  +  1  =  8  
^pend 
+ . (4 
select (1) s^e^ (1) X \ / \ * (6) E  
constant I ' /V 
constant I constant I 
(4) 
s"' = <Sppend + t. + t+ +1+ + (tselect^t.+t^) • 2 
=  1  + 6  + 4  + 4  + ( 1 + 6 + 4 )  * 2  = 3 7  
p(7) = t + t+ + + t, + t+ 
= +4 + 1 +6 + 4 = 16 
Figure 3.7. Parse tree 
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and a^. 
The actual parallelism and the predicted parallelism for 
a sample of 25 Fortran and Algol programs selected from a 
variety of sources is shown in Figure 3.8. The actual paral­
lelism (actual IP) is obtained by executing the program for a 
given set of input data on the data flow simulator. The 
predicted parallelism (predicted IP) was found from the function 
IP(G') by letting the number of loop iterations approach infin­
ity and selecting the longest transition sequence (assigning 0 
or 1 to the branching probabilities) based on the machine oper­
ation times given in Table 2.4. While the numeric values in 
Figure 3.8 cannot, in any sense, be regarded as absolute, they 
are highly indicative of the parallelism available in high 
level programs for the feedback data flow processor. The single 
figure of merit, as predicted parallelism, is in many cases, 
extremely close to the actual parallelism. In 15 of the 25 
cases, the error is less than 10% and in 22 of 25 cases, the 
error is less than 20%. This indicates that the characteristic 
timing equations produced at compile time are highly useful 
in approximating parallelism in real programs. 
Graph Representation for Model II Architecture 
Parallelism in model I architecture is due to the pres­
ence of scalar concurrency among statements and operations. 
A potentially large factor of parallelism has been ignored since 
arrays have been viewed as structures (rather than streams of 
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Program Name Actual IP Predicted IP 
WEWB 1.76 1.54 
PRPF 3.24 2.55 
MLTP 2.12 2.23 
GRUP2 1.77 1.62 
BP3 3.39 2.19 
BP6 1.85 1.37 
SSP2 1.67 1.72 
CUBN 2.21 2.12 
PLY 2.11 2.12 
GNFLTl 2.84 2.36 
RTD2 2.47 2.51 
SPDI 2.60 2.61 
EXSM 2.38 2.03 
SE35 1.52 1.69 
MEBS 1.89 2.00 
DGT3 2.29 1.87 
JELF 2.11 2.10 
MVS 2.22 2.28 
QSF 1.74 1.59 
SIMQ 2,08 1.81 
MXRA 1.56 1.37 
MEST 1.81 1.74 
QATR 2.89 2.78 
PECR 2.67 2.54 
ELIl 2.40 2,52 
Figure 3.8. Measured and predicted parallelism for a sample 
of 25 prograttis 
scalars). A measure of this additional parallelism can be 
approximated by introducing vector functional units with­
in the context of a data flow processor. This is 
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only approximate since chaining of vector operations is ignored. 
An additional increase in intrinsic parallelism can be given 
when vector operations are applied even to vectors of 
short length [16]. To get an initial feel for the intrinsic 
parallelism when vector operations are present, estimates of 
intrinsic parallelism in high level programs using the model 
II architecture are obtained. The model II architecture is 
an enhancement of model I in that a vector processing capa­
bility is assumed in addition to scalar processing. 
Compiler considerations 
The enhancement of the processing capabilities by adding 
vector function unit implies that the compiler has to be 
intelligent enough to recognize vector operations and produce 
corresponding data flow code. In the context of this chapter, 
the recognition and code generation of vector operations are 
net directly relevant and hence the principle used in vector­
izing high level program loop by decomposition [22] only is 
reviewed. It is possible to increase intrinsic parallelism by 
applying more vectorizing transformations [20] to the high level 
programs. But this line of action is not pursued here. 
In order to obtain the characteristic timing equations for 
model II architecture, any loop involving array computation is 
examined for iteration independence and if it is, then the loop 
is transformed into a parallel construct» If the loop is 
iteration dependent an attempt is made to eliminate dependency 
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by forward substitution, introduction of temporary array names, 
and conversion of scalers into vectors. After applying the 
above transformations if the data dependency is removed, then 
the loop is decomposed without violating the precedence con­
straints and the analysis is repeated on each partition, other­
wise the loop is unsuitable for vector processing. 
Two examples are given to illustrate the vectorizing 
techniques. The high level program segment shown below cannot 
be vectorized directly because statement 4 is data dependent 
on statement 3. 
1. I := 2; 
2. while I <= N ^ 
3. B(I) := A(I) + C(I+1) ; 
4. C(I) ;= B(I+1) ; 
5. I := I+l 
6. end; 
By assigning the values in vector B to another vector, the 
data dependency between statement 3 and 4 is eliminated. Now 
the loop can be vectorized as shown below. 
1. DO PAR I = 2 to N 
2. D(I) := B(I) ; 
3. B(î) := A(I) + C(I+1) : 
4. C(I) , D(I+1) ; 
5. END; 
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The next example illustrates how loop decomposition 
can be used to gain speedup in program execution in a 
feedback data flow processor. 
1. I:= 1; 
2. while I <= N ^ 
3. A(I) := 1.0; 
4. K := 1; 
5. while K <= N ^ 
6. B(I,K) := 0.0; 
7. K := K+1 
8. end; 
9. I := I+l 
10. end; 
11. J := 1; 
12. while J <= N ^ 
13. A(J) ;=A(J)*C(J); 
14. J ;= J+1 
15. end; 
The above program segment can be vectorized without 
applying any transformation at all. But, the loop consisting 
of statements 12 to 15 has to wait for the arrival of the 
vector A. By decomposing the doubly nested loop as shown be­
low, it is possible that the loop (9-11) may execute in 
parallel with the doubly nested loop (4-8) in the event of 
loop (1-3) producing a result earlier than the doubly nested 
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loop. 
1. DO PAR I = 1 to N 
2. A(I) ;= 1.0 
3. END 
4. DO PAR I = 1 to N 
5. DO PAR K = 1 to N 
6. B(I,K) := 0.0 
7. END 
8. END 
9. DO PAR J = 1 to N 
10. A (J) := A(J)*C(J) 
11. END 
Execution time for vector operations 
The execution time for vector operations depends on the 
complexity of the operation, the organization of the pipe­
lined functional unit and the clock cycle of the processor 
and the vector length. The execution times of the vector 
functional units obtained are based on the following assump­
tions : 
a. The control needed once the vector operation is 
initiated and the vector operation parameter specifiers 
are part of the processor. 
b. The vector operation instruction carries the destina­
tion specifiers for vector parameters. 
c. Calculation of effective address of operands, field 
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length, etc. are performed before the vector operation 
begins. 
d. The vector operation parameters such as the starting 
location of the operands, the constant increment, the 
length of the vectors, etc. are held in registers. 
The execution time for a vector operation on the basis 
of the above assumptions is, = t^ + (N-1) t ^  [30] where, 
tg^ - is the set up and the flush time of the pipe 
t^^ - is the maximum execution time of any segment in 
the pipeline 
N - is the length of the vector. 
The setup time is the time taken to load vector operation param­
eters to registers from memory and the flush time includes the 
time to decode, address calculation, operand fetch and pairing 
of the first pair of operands until it is output. The factor 
tg^ will have less significant effect on the vector operation 
execution time as the vector length increases. 
Performance analysis 
The performance analysis is again based on the approximate 
graph model except that the execution time of vector operation 
replaces the scalar operation time. Also, the nodes corre­
sponding to the loop conditional and index increment no longer 
appear in the timed program graph, if vector operation replaces 
iteration construct. Figure 3.9 represents the high level 
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parallel version of the program on page 95, along with the 
timed program graph. The effect of limited vector functional 
units is modeled by multiplying the execution time of the node 
by a resource factor of the form — , where N is the number 
IRV' ' 
of similar vector operations represented by the graph node and 
is the number of available function units of type v. The 
limited availability of vector functional units introduces a 
more complex heterogeneous scheduling problem, for which there 
is no known general solution, when data independent paths com­
pete for the limited processing resources. 
The timed program graph is a simple model, in that the 
full vector processing capabilities such as chaining of vector 
operations [16, 33] or streaming of scalars [38] are not in­
cluded. The use of only a subset of the vectorizing transfor­
mations along with the assumed serialized execution of poten­
tially competing operation in estimating the characteristic 
execution time gives a conservative estimate for the intrinsic 
parallelism for the model II architecture. 
To obtain a single figure of merit from the characteristic 
timing equations for model II architecture, a simple vector 
capability model shown in Figure 3,10 is used. The setup time 
and the maximum pipeline segment time t.T are obtained in s 1. - vv 
terms of memory cycle time. Assuming N2 = N2= 10, = K* = 1, 
tg"^ = tg* = 7, and = 2, the intrinsic parallelism for the 
program in Figure 3.9 is, IP(G") = tg(G')/tp^(G") =14. If 
107 
1. DO PAR I = 1 to 
2. V(I) := A(I)*B(I) ; 
3. 0(1) := V(I)*C(I) 
4. END PAR; 
5. DO PAR I = 1 to N^, J = 1 to Ng 
6. E(I,J) := F(I,J) + K(I,J) ; 
7. D(I,J) := E(I,J)*10.0 
8. END PAR; 
a) Parallel form of high level program 
t* + (Ni-l)t* 
< + (Ni-l)t* 
Ditl + (N2-l)t+} 
Tjft* + (N,-l)t2} 
N 
K 
N, 
K 
t s(G') = 
TpV(G") 
5 + 13 N^ + 73 N^Ng 
=2 {t* + (N^-lit* + 
Nn 
K 
{C + (N.-Df^} 
^ w 
N, 
K 
{t* + (Nj-Dt^) 
b) Graph representation and characteristic timing equations 
Figure 3.9. High level program and its timed program graph 
for Model II Architecture 
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enough number of add and multiply vector functional units are 
assumed, to avoid any conflict, then the characteristic 
timing equations for the program in Figure 3.9 is Tp(G") = 
max {2(tg*+ (Nj^-1) t^*) , (tg"*" + tg* + (N2-l)(t^+ t^*)}. Assuming 
= Ng = 10, tg+ = t^* = 7, and t/= t^* = 2, IP (G") = 
T (G')/T v(G") = 152. Even though this figure looks attractive, 
s p 
in reality the bandwidth and memory access conflict may limit 
the number of vector operations that can be executed con­
currently. Figure 3.11 shows the dominant terms of the char­
acteristic equation, Tp^(G"), for four of the twenty-five 
sample programs which were found amenable to vectorization. 
Assuming N^ = 10, K^=l, tg^® = l, = 7, and t^^ = 2 for all 
i and v, the intrinsic parallelism using the dominant terms 
range from 2.1 to 12.3. 
By assuming vector functional units, we have attempted 
to capture a measure of the parallelism exploitable by 
streams of tokens in the data flow program. The measures 
obtained are probably conservative since we assumed no 
chaining of individual vector operations. On the other 
hand, streams of tokens would take advantage of maximum 
chaining since operations are at the scalar level. 
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Memory Buffer Memory 
a) Vector assignment; 1, t^^^=2 
Segmented Operation 
Buffer 2 
Buffer 1 
Memory Memory 
b) Vector operation: t 1+1+n+l= n+3 
t 2 
Figure 3.10. Model of simple vector capability 
Program Dominant 
Name Term of Tg(G) 
Dominant Term of T^CG) 
PLY 
SPDI 
34N^N2N3 Nn (<+ (N2-1)<) 
N. 
K 
+(tg^+ (N2-l)t^®) 
* 
+ (^s 
hi 
Ras 
'2 "•' "-w' 
ISN^Ng+S&NgN^ (ts+("1-1) t:") 
N, 
K as 
N 
K 
+ (t^ + (Ng-lit/) 
K/ 
MLTP SBN^Ng 27NQ+t*(Ni4M2+N4+N5)+t+(2Ni+N4+N5)+t^® (N3+N4) 
CUBN 187N, 86N, + 2N,t„ 1 1 w 
Figure 3.11. Dominant term of characteristic equations for four sample programs 
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stream Read and Program Structure 
There are applications where the program is executed for 
multiple sets of input data. In high level sequential programs, 
to input multiple sets of data are many times accommodated by 
enclosing the whole program is enclosed within an iterative con­
struct. When this high level program is translated to data 
flow language and executed on a feedback data flow processor, 
the feedback inhibits the execution of the body of the loop for 
the next set of data unitl the first set of data is processed. 
Within the feedback constraint, the program execution 
can be speeded up either by providing a copy of the program 
for each one of the input data set or by replacing the input 
statement by a stream input statement. 
The first method is applicable only if the result pro­
duced does not depend on data values from other data sets. 
Also, memory requirements increase along with the increase in 
the number of data sets to be processed. On the other hand, 
the stream input construct divides the program structure into 
segments based on the natural feedback constraints imposed by 
the feedback data flow processor, although the stream input 
construct still operates on sequential file structure. 
The introduction of stream input makes the program 
structure behave like a pipeline, where the segments are 
determined by the feedback effect. In some cases, the high 
level program may have to be modified, such as moving the 
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input statement outside the iteration construct, to make use 
of the stream input construct. 
Semantically the stream input is similar to the input 
constructs except that it continuously obtains input data until 
the end of file is encountered and suitably routes the data 
values to their destinations. 
The characteristic timing equation, x^CGS), using the 
stream input is based on the assumption that the program struc­
ture behaves like a pipeline processor. Therefore, 
Tp(GS) = S + (D-l)p^ and 
Tg(GS) = D * Tg(G') 
where, 
D - is the number of data sets processed 
n 
S = Z p. 
i=l ^ 
Pw (Pi' P2' * • ' Pn^ 
p^ - is the execution time of the i^^ segment in 
the program 
n - is the number of segments in the program. 
A high level program along with the timed program graphs 
with input and stream input constructs are as shown in Figure 
3.12. The high level program for stream input is the same 
as Figure 3.11a except that the statement 7 is changed to 
stream input N, S, B, C, D file = inf format = F(5,2), F(5,2), 
f(5,2),F(5,2), skip;. The timed program graph, GS, is the 
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longest transition sequence of the timed program graph G'. 
The node execution times in Figure 3.12 b and c are calculated 
assuming unit execution time for the base machine operations. 
In the timed program graph, GS, the nodes inside the loop are 
reduced to one node because the feedback constrain of the data 
flow processor will not allow the next set of data to enter 
until the previous one is through processing. Therefore iter­
ative and conditional construct acts as a segment in the pro­
gram pipe and hence is represented as a single node and the 
node execution time is the time of the longest transition 
sequence between the initial and terminal nodes of the 
iterative construct. 
Assigning a value of 10 to N^, Ngy and D, the character­
istic timing equations produce : 
Tg(G') = 143, Tp(G') = 95, 
Tg(GS) = 1430 
Tp(GS) = 554 
IP(G') = T^(G')/T^(G')= 143/95 = 1.50 
S P 
IP(GS) = T^(GS)/T^(GS) = 1430/554 = 2.58 
S p 
In addition to the increased program execution speed, the pro­
duction rate when the program uses stream input to process a 
set of data on a feedback data flow processor, is about 51 
units of time compared to 143 units of time required for 
the sequential execution. The production rate may, in some 
cases, be increased by minimizing the bottleneck 
113 
decomposing the segment into smaller segments without violating 
predcedence relations. 
Programs containing nested loops or programs where the 
conditional encloses the whole body of the program as in valid­
ity checking for input data or where the entire program is in­
side an all enclosing loop, are not well-suited for stream in­
put processing. By incorporating the validity check for input 
data in stream input construct, programs which contain condi­
tionals to check validity of data can be eliminated and made 
suitable for stream input processing. The stream input, when 
used to process a number of input data sets makes the program 
structure behave like a pipeline. The pipeline behaviour of 
program not only increases the program execution speed but also 
increases the production rate if the program is executed in 
production mode and it is possible to predict the production 
rate using the timed program graph. 
Source of Error in Approximate Timed Program Graph 
The machine level timed program graph model represents 
the behavior of a high level program executing on a feedback 
data flow processor without introducing any error. But the 
number of nodes in the graph and hence the cost of estimating 
the performance may become prohibitive as the program size 
grows. Therefore, the approximate timed graph model was 
introduced and this approximate representation introduces 
errors in the calculation of performance characteristic. 
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1. PROCEDURE example 
2. begin 
3. real Ay B, C» D/ Qf R/ W; 
4. integer I, K, J, N; 
5. real array E(1 ; 10) ; 
6. file inf, ouf; 
7. input N/ A, B, C ,  D file = inf 
format = F(5,2), F(5,2), F(5,2), F(5,2) 
8. Q := A*B; 
9. R ;= C*D; 
10. W ;= Q+R; 
11. I := 1; 
12. while I <=N ^ 
13. F(I) := {W+B)/I = C*D; 
14. I := I+l 
15. end; 
16 • J Î = 1 
17. while J <= N ^ 
18. W := F(I)*W/J; 
19. J '— j+1 
20. end; 
21. output W file = ouf format = F(10,6) 
22. end; 
a) High level program 
Figure 3.12. High Level program and timed program graph 
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,0 :0  
(1111:1 Ifr-Nl 3:2 
3:2 
7-BJ 3:2 
1:1 
•10 
(Nj^+1) : 
(N^+1) 
0:0 
113. 5N^:4N^ 
ITj(Ng+l):(«2+1) 
1-0)2:2  
1:1 
Tg(G') = 23 + (TNj^ + SNg) 
Tp(G*) = 15 + (5N^ + 3No) 
b) Timed program graph 
Figure 3.12 (Continued) 
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7-C) 2 
c) Timed program graph, GS, with stream input 
Tg(GS) = D " (23 + 7 + 5 Ng) 
Tp(GS) = (15 + 5 + 3 Ng) + (D-1) * max {(5 N^+l),( 3 Nj+l) } 
Figure 3.12 (Continued) 
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In the approximate graph model, the node representing 
high level constructs is assumed to execute only when it re­
ceives all its operands. But the computation represented by 
the node may consist of subcomputations which could have been 
executed earlier. This disappearance of the partial overlap 
in computation between data dependent nodes introduces an 
error into the parallel execution time of the overall program. 
The example in Figure 3.13 illustrates this effect. A similar 
effect happens in the evaluation of selectors for arrays with 
more than one dimension. 
There is a certain amount of computational overlap in 
the case of the repeat construct, which is not modeled by the 
approximate timed program graph model. This overlap is due to 
the synchronization taking place after execution as opposed 
to the while construct where the synchronization takes place 
before the body executes. Therefore, the repeat construct in 
the program introduces some error in the estimation of charac­
teristic timing equation Tp(G'). 
1. A ; = 2.0 
2. B 4.0 
3. C 5.0 
4. D r = A*B + A*C + C; 
5. E ; = A*2 + B*C + D; 
6. F E*A 
a) High level program 
Figure 3.13. Program graph and high level program 
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b) Machine level graph model 
c) Approximate graph model 
Figure 3.13 (Continued) 
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The error introduced due to the overlap in a repeat con­
struct is illustrated with an example. Figure 3.14 shows the 
high level program segment and the data flow graph. Figure 
3.15 shows the operation execution sequence for five iterations. 
The operator execution times are assumed to be unity. The 
superscript in Figure 3.15 indicates the iteration number for 
a feedback data flow interpreter. For five iterations the data 
flow interpreter takes 19 steps but the estimated parallel exe­
cution time from the timed program graph is 25 step, thereby 
introducing a sizable error in the parallel execution time. 
The last source of error is in the representation of 
conditional constructs in the graph model. In the feedback 
data flow processor the values produced inside the conditional 
are passed on to the successor or gated out of existence. But 
in the graph model all the values produced inside the con­
ditional are collectsd before sending to successor constructs = 
In the graph, this action is represented by the OR node. This 
delay in forwarding operands to successor increases the paral­
lel execution time and thereby introduces an error in the 
calculation of Tp(G'). 
The characteristic timing equations contain two sets of 
parameters {a^} and {N^} whose values are either input data 
dependent or calculated during program execution. The IP(G") 
is calculated by assigning O's and I's to the a^'s, and it is 
possible that the branch taken may not be the one which the 
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A ;= 0; 
N := 5 ; 
C := 10; 
D := 8 ; 
B := 2; 
I := 1; 
1" repeat 
2. A := A+D*A; 
3. C := A*C+B; 
4. I := I+l 
5. until I> N: 
10 
H 
•  ~  —  — —  
10 
Figure 3.14. High level program and the data flow graph 
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1 l\ 2\ 3^, 4\ 
2 7\ 9^ 
3 8^, 10^ 
4 1^ 2^, 3\ 42, 
5 7^ 92, 12^ 
6 52, 6^, 10^ 
7 82, 11^ 
8 1^ 2^ 3^, 4^ 
9 73, 9\ 5\ 6^ 
10 83, 10^ 
11 l\ 2 ^ ,  3\ 4\ 
12 7\ 12^ 
13 5\ 6^, 10^ 
14 8^, 11^ 
15 l5, 2\ 3^ 
16 75, 9\ 5^ 6^ 
17 8^, 10^ 
18 11^ 
19 12^ 
6^ 
11' 
12' 
11" 
Figure 3.15. The operator execution sequence of the data 
flow graph and timed program graph 
program executes, thus introducing inaccuracy. The predicted 
intrinsic parallelism is obtained by letting all N^'s approach 
infinity at an equal rate in IP(G'). This amounts to assuming 
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that the innermost loop totally dominates the computation. 
The amount of error introduced can be minimized by allowing the 
user to provide value to the parameters and using the entire 
characteristic timing equations in the estimation if IP(G'). 
Conclusion 
The timed program graph can be used to model execution of 
high level programs on a feedback data flow processor with 
scalar as well as vector processing capabilities. Even though 
this model introduces errors in the estimation of the charac­
teristic timing equation for parallel execution, the estimated 
intrinsic parallelism for a sample of 25 Fortran and Algol 
programs were very close to the values obtained through the 
simulated execution of the above mentioned programs. The 
estimated figures of merit for a processor with vector capabil­
ity is encouraging and this model can hopefully be extended to 
represent more complex operation such as chaining and stream 
oriented computations. 
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CHAPTER IV. INTEGRATION OF PROGRAM ANALYSIS IN COMPILER 
Introduction 
Chapter III described the program graph analysis to 
estimate intrinsic parallelism in a high level program. Even 
though the graph model was used to estimate intrinsic parallel­
ism, it may be extended to produce estimates of system re­
quirements at compile time. The program graph model may also 
be used to produce process partitioning into subprocesses for 
distributed processing, generating test cases for program test­
ing and program verification [11, 19]. In this chapter 
attention is mainly on the generation of the timed program 
graph within the context of an existing data flow compiler. 
The timed program graph is an approximate representation 
of the data flow graph. The section on Overview of Compiler 
presents an overview of an existing compiler which produces 
data flow code. Compiler Generated Tables describes what 
is used in the formation of the timed program graph. The 
section on High Level Constructs, Execution Time and Program 
Graph presents the high level constructs and their program 
graphs along with the calculation of the execution times. The 
section on Generation of Timed Program Graph explains the 
procedure to form the timed program graph. The last section 
presents a high level program, the tables generated by the 
compiler for this program and the timed program graph. 
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Overview of Compiler 
The three stages in the data flow compiler are parsing, 
flow analysis and code generation. The timed program graph 
is formed using the tables generated during the parsing and 
flow analysis stages. The compiler performs a top-down parse 
using the recursive descent technique. The parser builds the 
symbol table using the tokens produced by the lexical analyzer. 
Whenever the parser recognizes certain syntactic units, 
entries are made in the IFT (Intermediate Form Table). The 
parser also builds the parse tree for various expressions and 
places a pointer to the tree in the IFT. Each syntactic unit 
in the program has an entry in the IFT and for each entry in 
the IFT, an inset and an outset is formed. The inset and the 
outset indicate the left and right context identifiers. When 
a value for an identifier is produced, a list is formed 
indicating the place where this identifier is used. When the 
value for an identifier is used, a list indicating the location 
where this identifier was produced is formed. Therefore, a 
two-way linking is formed between the location where an 
identifier was produced and where it is used. The parser 
only generates a partial IFT with links to program statements. 
The second step, flow analysis, completes the IFT by ob­
taining the uses and definition of all the identifiers used in 
the program. Uses is a list of locations in the program where 
a given identifier is used and the definition is the location 
125 
where an identifier is assigned a value. Once the uses and 
the definition of identifiers are known, the data dependency 
among statements can be established. For certain constructs, 
the uses and the definition of identifiers are collected at 
the innermost level first and then propagated outwards. The 
inset and outset lists for each entry in the IFT are only 
partially formed during the parsing phase, because the inset 
and outset entries of type If, Then, Else, Repeat, and While, 
are the union of the insets and the outsets of the statements 
in the bodies of the above constructs. Therefore, during 
the flow analysis, every entry that appears in an inset is 
examined to complete the use and definition lists. All the 
information needed to form the program graph is available 
at the end of the flow analysis. 
Compiler Generated Tables 
The table of central importance in forming the program 
graph is the IFT. The parser as it recognizes certain 
syntactic units creates IFT table entries by collecting the 
relevant information for that syntactic unit. Figure 4.1 
shows the templates for compiler-constructed tables. A brief 
discussion of each field and its use follows. 
Statement type 
The statement type is used extensively in the formation 
of the program graph nodes. This field contains one of the 
Nuitfcer 
within 
iine 
nurrber 
Backward 
Link 
Forward 
Link 
Nunfcer Expressioi 
tree 
Nuntoer 
in 
inset 
Dut-
set 
In­
set 
Program 
Line 
Statement 
Type 
outset 
to parse tre^ 
Next Next 
Text Text 
Syitbol 
Table 
Entry 
Synbol 
Table 
Enbo: 
Use List Use 
Definition 
Next 
Demain 
Figure 4.1. Compiler generated tables 
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compiler recognized syntatic units given below; 
Procedure Declaration 
Procedure 
End 
Function Declaration 
Function 
End 
Input 
Output 
Assignment 
If - Then - Else 
If 
Condition 
Then 
Close (for Then) 
Else 
Close (for Else) 
Close (for If) 
If - Then 
If 
Condition 
Then 
Close (for Then) 
Close (for If) 
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While - Do 
While 
Condition 
Close (for While) 
Repeat - Until 
Repeat 
Condition 
Close (for Repeat) 
Procedure Call 
Program line number 
This is the physical line number of the high level pro­
gram statement. This field is not used in the formation of 
the program graph. 
Number within line number 
Major syntactic elements within a particular line are 
numbered and this field is not used in generating the program 
graph. 
Expression tree 
During the parsing step, an expression tree of relevant 
information is built as an intermediate form of the program 
text. The expression tree field is a pointer to the parse 
tree for the expression. A null pointer is placed in this 
field for table entries with no expression tree. 
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Inset 
The inset is a list of identifiers that form the input 
to a statement (used in righthand context). The inset field 
contains a pointer to the inset list. For entries in the table 
that represent an If, While, and Repeat, the inset consists of 
the union of insets of all the statements in the body of the 
construct. 
Number in inset 
Represents the cardinality of the inset list. 
Outset 
This field is a pointer to a list of identifiers whose 
values are produced by this statement. For an entry of type 
If, While, Repeat in the IFT table, the outset list is the 
union of all the outsets of the statements in the body of a 
particular construct. 
Number in outset 
This field represents the number of identifiers in the 
outset list. This indicates the number of use lists. 
Forward link 
This link is the sequential ordering of the entries in 
the IFT consistent with the ordering of the program text. 
Backward link 
With the exception of the close entry in conditional and 
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iteration constructs, the backward links point to the previous 
entries in the IFT. In the case of the close entry, the back­
ward link points to the first entry associated with the corre­
sponding conditonal or iteration construct. It is this link 
that is helpful in extending the program graph from a con­
ditional or an iteration construct. 
Other compiler-produced tables used in the formation of 
the program graph are the inset list, the outset list, and the 
use list. The inset list contains the following pointer fields; 
Next 
The next field is a pointer to the next entry in the inset 
list. If there is only one identifier in the inset list this 
pointer is set to null. 
Text 
The text field is a pointer to the entry of the IFT in 
whose inset list this identifier belongs. The content of this 
field is used as the node number in the program graph. 
Symbol table entry 
This field is a pointer to the symbol table entry repre­
senting the identifier name forming part of the inset list. 
Use list 
The use list field is a pointer to the use list which has 
two fields, next and domain. The next field points to the 
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next entry in the use list. The domain field is a pointer to 
an inset entry of an embedded construct (if any) that uses this 
variable. The use list field is only applicable for the IFT 
entries of type Procedure, Function, If, Then, Else, While and 
Repeat. For any other type a null pointer is placed in this 
field. This field indicates the use of an identifier within 
the body of the high level construct. The program graph for 
the constructs Procedure, Function, If, Then, Else, While and 
Repeat are generated using the use lists. 
Definition field 
This field is a pointer to an entry in an inset or an 
outset list. This pointer points to an outset list if the 
definition of the identifier comes from a construct at the 
same level as the one in which this use appears. It points 
to an enclosing inset list, if the definition of the identifier 
comes from a construct whose level is higher than the construct 
where the use of this identifier appears. For the second case, 
the definition has been passed in through the inset of the 
enclosing construct. 
The outset list consists of next, text, symbol table 
entry, and use list fields. The first three fields are 
similar to the inset list fields. The fourth field, use list, 
is a pointer to a list similar to the use list in the inset 
list if the identifier being defined has a subsequent use. 
This field denotes the use of this identifier outside this 
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high level construct. 
For example, assume that the identifier X has already been 
defined and X is in the inset of the IFT entry corresponding to 
A, . Let A be the IFT entry at which the definition has taken 1 o 
place. Let a be the inset field pointer for the use of X and 
3 be the outset field pointer where X is defined. When forming 
the inset list, a search is made to find the place where X was 
defined. In this case, the value 3 is returned because 3 rep­
resents the outset list which contains the identifier X. This 
value of 3 is placed in the definition field of the inset list 
of X. In entry 3, a use list v is started or extended (if this 
is not the first use list) and in the domain field of the use 
list starting at v, the pointer a is placed denoting that one 
of the uses of the identifier X produced at 3 is a. This link­
ing of uses and definition of an identifier is shown in 
Figure 4.2. 
a 
X 
X 
X 
V 
b) Outset List 
a 
c) Use List 
a) Inset List 
Figure 4.2. Linking uses and definition of an identifier 
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High Level Construct, Execution Time and Program Graph 
The IFT contains all the information required to produce 
the timed program graph. This information may be present 
directly in the IFT fields or may be a pointer to other tables 
which contain the required information. In this section, a 
description of the contents of the IFT fields is presented. 
Also, the expression tree, if applicable, the execution time 
in terms of the base machine operations and the program graph 
are given. Certain fields in the IFT, such as the forward 
link (which always points to the next entry in the IFT) and the 
number in inset and outset (which represent the cardinality 
of the inset and outset lists, respectively) are not included 
in the description. The program line and the number within 
line number fields are not used in the generation of the timed 
program graph; hence they are ignored in the following dis­
cussion. 
Procedure 
Statement Type - Proc. 
The statement type field contains Proc which is a syn­
tactic unit recognized by the compiler. 
Expression tree - t 
The expression tree field has a pointer to the expression 
tree, if the tree is present. Otherwise it has a null pointer. 
The name in the parse tree is actually a pointer to the symbol 
table entry that corresponds to this name. 
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t 
name of proc 
Août inout A A 
name^ name. name, name, name, name 
Formal parameters 
Inset - A pointer (a) to the inset list of parameters 
which have an in or inout attribute. The total number of 
identifiers in the inset list is placed in the IFT number in 
inset field. 
Outset - A pointer (3) to the outset list of parameters 
which carry an out or inout attribute. The number of identi­
fiers in the outset list can be obtained from the number in 
outset field. 
Backward link - This field contains a null pointer be­
cause a separate table is formed for each procedure. 
Execution time - The time taken to execute the node 
represented by Proc is the sum of the times taken to select 
all the input parameters in the input structure, to form the 
result structure corresponding to the outset list and by the 
identity operation which is part of the procedure activation. 
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The number of inset and outset list identifiers are directly 
available in the IFT table. Hence, the execution times are 
T g(Proc) = (number in inset) * tg(B) + 
(nuinber in outset) » + tiag^tity 
Tp(Proc) = tggiect + (Hunger in outset) * t^pp^„_j + 
^ ^ identity 
where 
t , . - is the time taken to execute the select base 
select 
machine operation. 
Tg(B) - is the sequential execution time to execute 
the body of the procedure. 
Tp(B) - is the parallel execution time to execute the 
body of the procedure. 
^append ~ the time to execute the append base machine 
operation. 
^identity - is the time to execute the identity base 
machine operation. 
(number in inset) - represents the content of the number 
in inset field in the IFT. 
(number in outset) - represents the content of the 
number in outset field in the IFT. 
In the rest of the chapter, a representation similar to the 
one given above is used. 
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Processing method After creating a node to represent 
Proc, the successor nodes are formed by following the inset 
field pointer to the use list. The use list indicates the 
statement(s) where the identifier represented by the use 
list appears. Hence, either a node is formed if one does not 
exist already and linked to the Proc node or the existing node 
is linked to the Proc node. 
Program graph 
T (Proc):T_(Proc) Proc 
The only fields of interest in the IFT are the statement type 
and the forward link. 
Statement type - End 
Forward link - If there is another procedure in the high 
level program, then the forward link contains a pointer to the 
IFT entry of the next procedure. If there is no other pro­
cedure present, the forward link will be null. 
Execution time 
Tp(End) =Tg(End) = 0 
Processing method All free arcs in the program graph 
are terminated on this node representing the End. Then the 
forward link is followed to form a node to start a new graph 
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when this field is not null. If the forward link is null, then 
no more processing is needed. 
Program graph 
© J jTg(End) : T^fEnd) 
Function 
Statement type - Funct 
Expression tree - t 
This field contains a pointer to the expression tree. 
t ^ Funct 
name of function v\ 
name^ name^ 
formal parameters 
Inset - The inset field is a pointer to the inset list 
which consists of all the identifiers in the formal parameter 
list. 
Outset - The outset field has a pointer to the outset 
list. The outset list is made up of the function name. 
Backward link - Null 
This field contains a null pointer because each function has a 
separate IFT. 
Execution time The derivation of execution time is 
similar to that for a procedure. The only difference is that 
functions have only one identifier in the outset list. 
(Funct) = (number in inset) » tg^iect + '^append + 
^identity ^ 
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Tp(Funct) 
^select ^ ^ append ^ ^ identity ^ ^ p^®^ 
Processing method The function entry in the IFT 
corresponds to a new function definition, hence a new graph 
is started with the first node representing the Funct entry in 
IFT. Then, the graph is extended from this node by creating as 
many successor nodes as there are use lists in the inset list, 
eliminating duplicate nodes. 
Program graph 
End - (for Function) 
Statement type - End 
Backward link - The backward link points to the start of 
this syntactic construct, Funct, in the IFT. 
Execution time 
T (End) = T (End) = 0 
s p 
Processing method The node corresponding to End is 
the terminal node in the graph and all the free arcs are joined 
to this node. 
T (Funct):T (Funct) S p 
Program graph 
Tg (End) : Tp(End) 
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Input 
Statement type - Input 
Expression tree - t 
The expression tree is one of two forms, depending on whether 
the identifier in the input list is a simple or a structure. 
In case the identifier is a structure, the expression tree 
contains a subtree for the evaluation of the selector of the 
structure identifier. The format is actually a pointer to an 
appropriate character string in the constant table. 
Simple Identifier 
t É Input 
file name 
format name 
Structure Identifier 
file name 
expression tree 
for subscript 
Inset The inset list depends upon the type of the 
identifier in the input list. 
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Simple identifier The inset list is null. 
Structure identifier The inset list consists of 
all those identifiers which appear as selectors and the name 
of the structure identifier. 
Outset The outset list has the name of the identifier 
that is being assigned a value and the file name. 
Execution time 
Simple identifier 
(input) = tpgaa + 2 * tselect 
Tp(input) = tpeaa + tselect 
Structure identifier 
(input) = T(ST) + TPGAA + 2«tg2iect + tappend 
TP(lnput) = T(PT) + + tggigct + ^ append 
where 
T(ST) is the sum of the node execution times of the 
subscript calculation subtree. 
T(PT) is the longest transition sequence of the 
subscript calculation subtree. 
Processing method To extend the program graph from 
the Input node, the outset field in the IFT is used. This 
field points to the outset list of the Input entry. Nodes 
are formed using the use lists in the outset list eliminating 
any duplicate nodes. 
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Program graph 
Input T (Input);T (Input) 
Output 
Statement type - Output 
Expression tree - t 
Output t 
file name 
expression tree format 
Inset The inset field carries a pointer to the inset 
list which consists of all the identifiers in the input list 
and the file name. 
Outset The outset field has a pointer to the outset 
list which consists of only the file name. 
Execution time 
Tg(Output) = 
Tp(Output) = t^rite * 
where, 
T (ST) is the sum of the node execution times of the 
expression tree. 
T(PT) is the longest transition sequence of the expression 
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tree. 
Processing method The program graph is extended from 
the Output node by using the use list of the outset list. 
Program graph 
Tg(Output):Tp(Output) 
Assignment 
Statement type - Assign 
Expression tree - t 
The expression tree formed depends on the type of the identi­
fier on the left-hand side of the assignment operator. 
Simple identifier 
Assign 
simple Expression 
4 4 f 4 «m» XVAOli U J. 1. 0.5^7 4. 
Structured identifier 
Assign 
Name of the struc- Expression tree 
turs / 
Expression tree for selector 
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Inset The inset field points to the inset list which 
is formed from the identifiers appearing on the righthand side 
of the assignment operator and the selector identifier(s), if 
the lefthand side is a structure identifier. 
Outset The outset field has a pointer to the outset 
list which consists of the identifier on the lefthand side of 
the assignment operator. 
Execution time 
Tg(Assign) = sum of all the node execution times. 
Tp(Assign) = longest transition sequence of the parse tree. 
Processing* method The program graph is extended from 
the Assign node by creating distinct nodes using the use list 
in the outset list of the Assign entry in the IFT. 
Program graph 
Assign I x (Assign ) :t (Assign) 
Statement type - If 
Expression tree - null 
Inset The inset field points to the inset list which 
consists of the union of all the inset list identifiers of the 
Condition, Then and Else syntactic units of the conditional 
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construct. 
Execution time 
T (If) = T (If) = 0 
® P 
Processing method The forward link is used to extend 
the program graph by forming a node corresponding to the entry 
pointed to by the forward link in the IFT. 
Program graph 
t  (If) :t  (If) 
Condition - (for If) 
Statement type - Cond 
Expression tree - t 
t ——^\^el^ e ational or logical operator 
Tree for operand 1 Tree for operand 2 
(if needed) 
Inset The inset field points to the inset list which 
consists of all the identifiers in the conditional expression. 
Outset The outset field contains a null pointer. 
Execution time 
Tg(Cond) = sum of the node execution times of the expres­
sion tree. 
Tp(Cond) = longest transition sequence of the expression 
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tree. 
Processing method The program graph is extended from 
the condition node by following the forward link and creating 
a node corresponding to this entry in the IFT. Also a branch 
ing probability parameter is associated with the arc formed. 
Program graph 
T Q(Cond):T_(Cond) p 
Then 
Statement type - Then 
Expression tree - null 
Inset The inset field points to the inset list which 
is the union of inset lists of all statements in the body of 
Then. 
Outset The outset field points to the outset list 
formed from the union of all the outset lists of the state­
ments in Then. 
Execution time 
Tg(Then) = Tp(Then) = 0 
Processing method The inset list consists of all the 
identifiers used in the Then body. The program graph is ex­
tended by forming nodes using the use lists of the inset lists. 
Again duplicate nodes are eliminated from the program graph. 
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Program graph 
[Then 7 (Then) : (Then) 
Close - (for Then) 
Statement type - Close 
Expression tree - null 
Inset - null 
Outset - null 
Execution time 
Tg(Close) = Tp(Close) = 0 
Processing method The close syntactic unit forms the 
end for the statements in the body of Then. Hence, all the 
nodes with free arcs inside the body of Then are terminated 
on this node corresponding to the Close. The graph is ex­
tended by forming a node pointed to by the forward link of the 
close entry in the IFT. There are two possible ways of proc­
essing depending on the type of entry in the IFT pointed to 
by the forward link. If that statement type is Else then the 
backward link is used to get to the corresponding If entry 
in the IFT. The backward link of Then points to the condition­
al which drives the Then and the Else. Therefore a node to 
represent the Else is formed and linked to the conditional 
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node. The arc joining the conditonal node to the Else node 
is assigned a branching probability. If the forward link 
points to a Close statement type then a node is formed and 
linked to the node being processed. This indicates the ab­
sence of the Else part. The program graph represents the sec­
ond case. 
Program graph 
T (Close):t (Close) 
s p 
Else 
Statement type - Else 
Expression tree - null 
Inset The inset field points to the inset list which 
consists of the union of all the inset lists of the statements 
in the body of the Else. 
Outset The outset field points to the outset list 
which consists of the union of all the outset lists of the 
statements in the body of Else. 
Execution time 
T (Else) = T (Else) = 0 S p 
Processing method The partial program graph is ex­
tended from the Else node by forming successor nodes using the 
Ô 
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use lists in the inset list. This creates nodes for all the 
statements in the body of Else. 
Program graph 
Else) T (Else) (Else) 
Close - (for Else) 
Statement type - Close 
Expression tree - null 
Inset - null 
Outset - null 
Execution time 
T_(Close) = T (Close) = 0 
s p 
Processing method All the free arcs in the body of 
Else are terminated on the close node. Then a new node is 
formed using the forward link. This new node represents the 
Close node for the if-Then-Else construct. Therefore, the 
Close nodes corresponding to the Then and Else syntactic 
units are connected to this new node formed. The backward 
links can be used to identify the Close syntactic units 
corresponding to the Then and Else part. 
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Program graph 
Close) t _  (Close) ; t _  (Close) 
or 
Close - (for If) 
Statement type - Close 
Expression tree - null 
Inset - null 
Outset - null 
Execution time 
T_(Close) = T_(Close) = 0 
® P 
Processing method This, Close, syntactic unit 
signifies the end of the If-Then-Else construct. Hence, all 
successor nodes of the conditional construct are extended from 
this node. To extend the partial graph, the backward link to 
the If entry is followed to obtain the outset list, a node is 
formed for each one of the use lists in the outset lists, elim­
inating all duplicate nodes. The Close node is linked to all 
the new nodes formed. 
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Program graph 
T (Close):T (Close) Or 
Example for If-Then-Else with unit operation time 
if A>0 then begin 
C := C*A; 
A := W*A 
end 
else begin 
C := C+A-5; 
Q := W/2 + A 
end; 
0:0 
Cond) 1:1 
lise 0:0 
Assi^ 1:1 1:1 isiah 2:2 ;sii 
Hose I 0:0 lose) 0:0 
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While 
Statement type - While 
Expression tree - null 
Inset The inset field points to the inset list which 
consists of the union of all the inset lists of the statements 
in the body of While. 
Outset The outset field points to the outset list 
which consists of the union of all the outset lists of the 
statements in the body of While. 
Execution time 
Tg(While) = Tp(While) = 0 
Processing method The partial program graph is ex­
tended from the While node by following the forward link and 
forming a node corresponding to the condition of the While 
construct. 
While) (While) : T_ (While) 
Condition 
Statement type - Cond 
Expression tree - t 
t 
oper 
tree for operand 2 
(if needed) 
tree for operand 1 
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Inset Inset field points to the inset list which con­
sists of all identifiers which appear in the expression tree. 
Outset - null 
Execution time 
Tg(Cond) = sum of the node execution times of the expres­
sion tree. 
Tp(Cond) = longest transition sequence of the expression 
tree. 
Processing method The statements in the body can exe­
cute only after the conditional executes. Therefore, the pro­
gram graph is extended from this node by forming new nodes 
corresponding to the use lists on the inset list of the While 
entry in the IFT. To get to the inset lists the backward link 
of the Cond entry is used. 
Program graph 
(Cond):(Cond) 
(for While) Close 
Statement type - Close 
Expression tree - null 
Inset - null 
Outset - null 
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Execution time 
T (Close) = T (Close) = 0 
S p 
Processing method All the free arcs inside the body of 
the While-do construct are terminated on the node corresponding 
to the Close syntactic unit. The partial program graph is ex­
tended from this node by forming nodes corresponding to the use 
lists in the outset lists of the While entry in the IFT. The 
backward link in the Close entry in the IFT is used to obtain 
the outset lists. 
Program graph 
Clos^ Tg(Close):Tp(Close) 
Example for While-do 
1. while I< = N do 
2 .  Q := A*B; 
3. C := Q+C; 
4. I := I+l 
5. end; 
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While) 0; 0 
>nd 2n:n 
n:n 
Close I 0:0 
Repeat 
Statement type - Repeat 
Expression tree - null 
Inset Inset field points to the inset list which 
consists of the union of all the inset lists of the state­
ments in the body of the Repeat-Until construct. 
Outset Outset field points to the outset list which 
is the union of all the outset lists of the statements in the 
body of the Repeat-Until. 
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Execution time 
Tg(Repeat) = Xp(Repeat) = 0 
Processing method The partial program graph is extend­
ed from the Repeat node by forming nodes corresponding to the 
use lists in the inset list of the Repeat entry in the IPT. 
Program graph 
T (Repeat):x (Repeat) Repeal 
Condition 
Statement type - Cond 
Expression tree - t 
t ^.Relational or logical 
7\"~ 
tree for operand 1 tree for operand 2 
(if needed) 
Inset The inset field points to the inset list which 
consists of all the identifiers in the expression tree. 
Outset - null 
Execution time 
Xg(Cond) = sum of the execution times of the nodes in the 
expression tree. 
Xp(Cond) = longest transition sequence of the expression 
tree. 
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Processing method The node formed corresponding to the 
condition is linked to the Close node of the Repeat-Until con-
Close - (for Repeat) 
Statement type - Close 
Expression tree - null 
Inset - null 
Outset - null 
Execution time 
T (Close) = T (close) = 0 
S p 
Processing method All the free arcs inside the body of 
Repeat-Until are terminated on this node. Then, the partial 
program graph is extended by forming nodes corresponding to the 
use lists in the outset lists of the Repeat entry in the IFT. 
struct. 
Program graph 
Tg(Cond ):Tp(Cond ) 
Program graph 
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Example for Repeat-Until 
1. repeat 
2. Q : = A*B; 
3. C : = Q+C; 
4. I : = I+l 
5. until I>N; 
Note that the node execution times are multipled by a loop 
execution parameter (n) in the program graphs for While-do 
and Repeat-Until. This transforms the cycle graph into a 
transitive graph. 
Call 
Statement type - Call 
Expression tree - t 
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Call 
name of procedure 
in put inout 
expression 
tree 
An identifier is either a simple or a subscripted 
identifier. In the case of the subscripted identifiers a sub­
tree of the form shown below is part of the expression tree. 
Subscripted Identifier 
i 
Expression for Selector 
Inset The inset field points to the inset list which 
consists of all input parameters including those appearing in 
the selector expressions. 
Outset The outset field points to the outset list 
which consists of all output parameters, including subscripted 
identifiers. 
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Execution time 
Tg(Call) = (number in inset) • + t^ppiy 
+ Tj (Procedure) + t_ggntity + 
(number in outset) * + sum of the node 
execution times of selector. 
Tp(Call) = (number in inset) • t^ppend + ^apply 
+ Tp(Procedure) + + t^elect 
+ max {longest transition sequences of the 
selectors} 
Processing method The partial program graph is extend­
ed from the Call node by creating nodes corresponding to the 
use lists in the outset list. 
Program graph 
Tg(Call):Tp(Call) 
Generation of Timed Program Graph 
The formation of the timed program graph using the pro­
gram graphs presented in Chapter IV is described here. The 
estimation of execution times for each node can be obtained 
either when the parse tree is formed or when the program 
graph is formed. A table of execution times for the base 
machine operations is needed to form the node execution times. 
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The timed program graph is formed from the IFT which 
contains all the information needed either directly or as a 
pointer to the relevant information in other tables. Other 
tables of importance in forming the timed program graph are 
the inset lists, the outset lists, and the use lists (see 
Figure 4.1). The inset list contains the identifiers used in 
right-hand contexts in a high level construct. The outset list 
consists of the identifiers used in left-hand contexts (de­
fined) in a high level construct and the use list indicates 
the use of the identifier in other high level constructs. 
These three lists along with the forward link and backward 
link play a central role in determining the data dependencies 
among the high level constructs. 
The syntactic units recognized by the compiler can be 
divided into three groups based on the way they are used to 
form the timed program graph. The first group of syntactic 
units (i.e. the Input, Output, Assignment and Call (procedure 
invocation)) uses the use list of the outset list to extend 
the timed program graph. The second group (i.e. Procedure 
definition. Function definition. Repeat, While, If, Then, 
and Else) uses the use lists on the inset list to form the 
data dependencies for the statements inside the body of the 
construct and uses the use lists on the outset list to extend 
the program graph outside the body of the construct being proc­
essed. The third group (i.e. Close and End) is used to form 
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special nodes in the program graph. 
A timed program graph is formed for each of the procedures 
in the high level program. The first node in the timed program 
graph corresponds to the procedure definition. Once this node 
is formed the sequential and parallel execution times are cal­
culated using the parse tree for that procedure definition. 
Next, the successor nodes are formed using the use lists on the 
inset lists. The procedure node is saved to form links to 
nodes representing statements which are assigned constant 
values. The next step is to use the forward link to get to 
the next IFT entry. If a node corresponding to this entry 
in the IFT is not already present (as is the case when the pro­
cedure definition is the main procedure or the statement 
assigns a constant value to an identifier) a node is formed and 
the Procedure definition node is linked to it. The execution 
time is calculated from the parse tree and assigned to this 
node. The next step in the processing depends on the statement 
type that is being pointed to by the forward link of the IFT 
entry just processed. 
If the statement type is either Repeat or While, an 
iteration parameter is generated to represent the number of 
times the loop executes = The execution time of every node 
formed, until the corresponding Close entry is encountered, 
is multiplied by the iteration parameter. To form the program 
graph for the Repeat construct, the inset list is used. The 
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inset field in the IFT points to the first inset list. If 
there is more than one element in the inset list then they are 
linked using the next field of the element. A null pointer in 
the next field indicates that this is the last inset list. 
Each one of the inset lists may have more than one element. If 
more than one element exists a linked list is formed using the 
next field in the use list. The outset list is also organized 
in a similar way. To extend the program graph from the Repeat 
node, a node is formed using the first use list in the first 
inset list. Then another node is formed corresponding to the 
next use list if the next field of the first use list is not 
null and the node formed does not exist already. This process 
is repeated until the next field in the use list is null. Now, 
the next field in the element is checked. If it is not null, 
more nodes are formed using the use lists as before. This 
is repeated until the next field in the inset list is null. 
A null pointer indicates the end of processing for the Repeat 
node. The outset list processing is similar to the inset list. 
The content of the number in inset field indicates the number 
of the inset lists for an IFT entry. 
If the statement type is While, the program graph is 
extended by forming a node corresponding to the forward link 
of the While entry in the IFT (this node corresponds to the 
predicate). To form nodes to represent the statements in the 
body of the while, the graph is extended from the conditional 
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node by using the inset list of the While. The inset list is 
obtained by following the backward link in the IFT for the 
conditional. If the program graph formed is a multigraph, 
all arcs except one are removed to change it to a simple graph. 
This can be done easily by not forming any arc between the node 
being processed and an already existing node. 
If the statement type is If then the branching probability 
parameter has to be generated. The program graph is extended 
from the IF node by using the forward link and forming a node 
corresponding to the conditional. From the conditional node 
a successor node is formed and the branching probability gener­
ated is assigned to the connecting arc. This successor node 
corresponds to the Then entry in the IFT. After saving the 
conditional node, the graph is extended using the forward 
link. The nodes corresponding to the statements in the Then 
body are formed, eliminating multigraphs, using the inset lists 
of the Then entry in the IFT. If the statement type is Else 
then the program graph is extended by using the inset list of 
the Else entry in the IFT. 
If the processing node belongs to group two, then the 
outset list is used to extend the graph. Successor nodes 
are formed using the use lists in the outset list of the 
processing node. The process of forming the successor nodes 
is terminated once all the use lists in the outset lists are 
visited. Again no arcs are formed when a node formed in one 
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step is referenced again in the same step. 
If the statement type is Close and its backward link 
points to an If, While or Repeat syntactic unit, then the 
program graph is extended from the Close node using the outset 
lists of the If, While or Repeat. If the backward link of 
Close points to an Else syntactic unit then the free arcs 
within the body of the Else are terminated on this node and 
the graph is extended using the forward link. If the backward 
link points to a Then syntactic unit and the forward link 
points to an Else syntactic unit then a node corresponding to 
the Else is formed and is linked to the conditional node. If 
the forward link points to a Close then the graph is extended 
using the forward link. If the statement type is End and the 
forward link is null then the processing is terminated. Other­
wise a new graph is started and the processing is continued 
using the forward link which points to a new procedure defini­
tion. Processing of nodes in the partial program graph is done 
by following the forward link. 
Example 
In this section a high level program, the compiler gener­
ated tables (IFT, inset list, outset list and use list), the 
parse trees, and the timed program graph formed using the IFT 
are presented. 
The high level language program for which the timed 
program graph is formed is shown in Figure 4.3. Figure 4.4 
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represents the parse trees for the constructs in the IFT and 
the corresponding sequential and parallel execution times, 
assuming unit operation time for the base machine operations. 
Figure 4.5 is the compiler generated IFT. The timed program 
graph formed from the IFT, inset list (Figure 4.6), outset 
list (Figure 4.7) and the use list (Figure 4.8) is shown in 
Figure 4.9. 
The node numbers in the timed program graph in Figure 4.9 
correspond to the serial numbers in the IFT. The first entry 
in the IFT is the starting point to form the timed program 
graph. The statement type of this entry is Proc and it be­
longs to group two constructs. The node with Number 1 is 
formed and using the pointer t^ the execution time is esti­
mated and assigned to this node. Since the inset list is null 
as indicated by the inset field in the IFT and this being the 
main procedure, the program graph is extended by following 
the forward link. This points to the fifth entry in the IFT 
and hence a node with number five is formed. Before process­
ing node five, the starting node is saved for later use. The 
statement type corresponding to node five is Input and is 
part of group one. Therefore, the outset list is used to 
form the successor node(s). The field number in outset in­
dicates the number of elements in the outset lists. Using the 
pointer, g^, in the outset field the outset list is located. 
The use list field, in the outset list (B^) points to the 
use list. The use list's domain field indicates the location 
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procedure mapout 
6. begin 
7. real xn, yn, sum, suml, sum2, s; 
8. integer 1/ N; 
9. file inf, opf; 
10. procedure summation (sl,s2,s3), out (s4)) 
12. begin 
14. real si, s2, s3, s4; 
16. s4 := si + s2 + s3 
17. end; 
19. input xn, yn file = inf formât = F(5,3), FC5,3); 
20. I := 1; 
21. N := 5; 
22. suml ;= 0.0 
23. sum2 ;= 0.0 
24. sum := 0.0 
26. while I <= N do 
27. sum := sum + 2.0 * xn * yn; 
28. I - 1/2 * 2 = ) then begin 
29. suml ;= suml + xn*yn; 
30. sum2 := sum2 
31. end 
32. else begin 
33. suml := suml; 
34. sum2 := sum2 + xn/2.0 * yn/2.0 
35. end 
36. I := I+l 
37. end; 
39. summation (i^(sum, suml,- sim2) , out (s) ) ; 
40. output s file = opf format = f(5.3) 
41. end 
Figure 4.3 High Level Program 
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Proc Proc 
• 
mapout 
(Proc)=0 
Tp(Proc)=0 
summation 
(Proc) 
input 
Tp(Proc) 
3*1+0+1=4 
1+0+1=2 
^3 ^vAssig 
y V " 
si s2 
Tg(Assign)=2 
Tp(Assign)=2 
Input 
inJ F(5,^ 
Tg(Input)=4 
Tp(Input=3 
yn 
Input 
in F 5,3) 
xn 
Tg(Input)=4 
Tp(Input)=3 
Assign 
Tg(Assign)=1 
(Assign)=1 
Figure 4.4 Compiler constructed parse trees for the high 
level program 
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Assign t 1^ Assign 
Tg(Assign)=1 
Tp(Assign)=1 
n 0.0 suml 0.0 sum2 
T (Assign)=1 ? (Assign)=l 
Tp(Assign)=1 Tp(Assign)=1 
Assign 11 13 14 
sum um 
(Assign)=1 
sum 
(Assign)=1 
'l4 ---ph^ssig, 
"7\ 
/\ • 
/O 
'18 
2.0 xn 
Tg(Assign)=3 
(Assign)=3 
Assign 
^ \ 
suml 
/ \  
• '  / \  
T^(=)=4 
?_(=)=4 
xn 
Tg(Assign)=2 
Tp(Assign)=2 
yn 
Figure 4.4 (Continued) 
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19 2 2  '23 LAssign 
sum2 sum2 
Tg(Assign)=1 
Tp(Assign)=1 
siaml suml 
Tg(Assign)=1 
Tp(Assign)=1 
(Assign)=1 
(Assign)=1 
^29 
enmma-h 1 
w .a* «W * » ^  ^
/?^ 
suml 
sum 
. (Call)=3*l+Tg(Proc)+l+l 
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Figure 4.4 (Continued) 
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No. Type 
Program Number Tree 
Line Within 
Line 
Inset Number Outset Number 
in in 
Inset Outset 
Forward 
Link 
Backward 
Link 
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Figure 4.5. Intermediate form table (IFF)for the high level program produced by the compiler 
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"l «2 as °^4 ("5 "6 "7 
Next 
"2 A A A 
Text 2 2 2 3 3 3 4 
Symbol Table 
Entry si s2 s3 si s2 S3 s4 
Use list 
^1 ^2 ^3 A A A A 
Definition — - - -
«9 ^10 "11 °'l2 "13 «14 
A A ail «12 «13 «14 «15 
5 6 12 12 12 12 12 
inf inf I N sum xn yn 
A A ^4 ^5 ^6 ^7 ^8 
°^43 «36 
°^15 °^16 ai7 °^18 ^19 "20 ®21 
°'16 A °'18 A «20 «21 A 
12 12 13 13 14 14 14 
suml sum2 I N sum xn yn 
^3 ^10 A A A A A 
°^42 
" ' • 
Figure 4.6. Compiler Generated inset list for the hiqh 
level program 
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^22 "23 "24 "25 "26 "27 "28 
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^2 ^5 67 
Next A A «4 A A A 
Text 2 3 5 5 6 6 7 
Symbol Table 
Entry s4 s4 xn inf yn inf I 
Use List A ^24 ^25 ^26 ^27 A ^28 
^8 ^9 ^10 ^11 ^12 ^13 ^14 
A A A A ^13 ^14 ^15 
8 9 10 11 12 12 12 
N suml sum2 sum sum suml sum2 
^29 ^30 ^31 ^32 ^33 ^34 ^35 
^15 ^16 $17 ^18 6i9 ^20 ^21 
A A 
^18 A ^20 A A 
12 14 15 15 17 17 18 
I sum suml sum2 suml sum2 suml 
A 
"^36 ""37 ^38 A A V39 
^22 «23 ®24 ^25 ®26 ^27 ^28 ^29 
A 
^23 A A A A A 
19 21 21 22 23 26 29 30 
sum2 suml sum2 suml sum2 I S opf 
^40 A A ^41 ^42 ^43 V44 A 
Figure 4.7. Compiler generated outset list for the high 
level program 
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^1 ^2 ^3 "4 ^5 ^6 ^7 
Next 
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"4 
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"23 
^48 
"38 
^51 
"39 
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Figure 4.8. Compiler generated use list for the 
high level program 
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A A A A A A A 
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Figure 4.8 (Continued) 
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Multiple arcs 
—* to be removed 
4 I 0:0 
317 0:0 
Tg(Proc)=6 
Tp(Proc)=4 
Figure 4.9. Timed Program Graph Generated from Compiler Produced Tables 
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where this identifier is used. The inset list where this 
identifier is used is at 
The text field entry in the inset list pointed to by 
is the successor of node five. Therefore, a node with text 
field contents (12) is formed and linked to node five. The 
null pointer in the next field of the use list pointed to by 
a25 indicates that this identifier is not used in any other 
location. Now, the next field in the outset list is checked, 
which points to the outset list at . The same procedure 
as above is followed to form the node 6 in the graph. The 
execution time for node five is formed using the tree pointer 
tg. Once the processing of node five is done, the forward 
link is used to extend the graph. Note that the forward 
link points to an already existing node. The processing at 
this new node is based on the statement type of the node. 
Processing of node 6 is similar to node 5 except that the 
use list field for the outset list at 3g is null. This 
indicates that it is not used anywhere else and therefore 
becomes a free arc. This node is saved so that it can be 
linked to the last node of the construct. In this case, the 
last node corresponds to the procedure definition (node 31). 
IFT entries 7, 8, 9, 10 and 11 need special processing be­
cause they assign constant values to identifiers. The inset 
field contains a null pointer to indicate this. Here, nodes 
7, 8, 9, 10 and 11 are formed and the starting node (1) is 
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linked to these nodes. Formation of successor nodes from 
these nodes is similar to group one constructs. 
Node 12 corresponds to the While syntactic unit. The 
program graph (for the statements in the body of the While) 
is formed after forming the node for the conditional 
To form the node for the conditional, the forward link is used. 
Once this conditional node (13) is formed, the successor nodes 
are formed from it using the inset list of the While node (12). 
The backward link of entry 13 in the IFT points to the While. 
The inset list pointer is and there are seven inset lists. 
The first use list is and this produces the node 26, which 
is the text field entry in the inset list at ot^g. The next 
field of points to V52 node 15 corresponding to this 
use list is formed. This use list is linked to and the 
text field points to the processing node itself, hence no 
arc is formed. The next inset list to be processed is at 
and the use list is Vg. Again no new node is formed because 
node 13 already exists and no arc is formed since it refers 
to itself. Using the use list Vg on the inset list ^ 
new node 14 is formed as a successor to node 13. If the rest 
of the use lists are used, they refer to already existing 
nodes and hence no arcs need be formed thus eliminating the 
multiple arcs between an immediate predecessor and an immedi­
ate successor-
Node 28 represents the Close syntactic unit of the While-
179 
Do construct. To extend the program graph from this node, 
the outset list is used because the backward link points to 
a While (the 12th entry in the IFT). Successor node 29 is 
formed using the outset list at Processing is continued 
by following the forward link. The timed program graph formed 
from the compiler generated tables is shown in figure 4.9. 
The characteristic timing equations for the timed program 
graph in Figure 4.9 are; 
Tg(G') = sum of the sequential node execution times 
= {l+l+l+l+l+4+4+n+n+4n+3n 
(2n + n) + 0,2 (4n +n) + 10 + 1} 
= 24 + 9n + 31na^ + Snag 
Tp(G') = {parallel execution time} 
= {max [1,1,1,1,1,3,3+3] 
+ max [n+n, n+3n, n+4n + a-j^(n+2n) 
+ «2(n+4n)] 
+ 3+1} 
= 15 + 5n + 3na2 + Snag. 
The characteristic timing equations show the program structure 
of the high level program. The sequential execution time, 
Tg(G')/ shows the static structure of the entire program, 
while the parallel execution time, shows only the 
program structures which are sequenced by the data dependency-
The iterative program structure can be identified by the 
terms in the characteristic equations. The order of the 
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terms indicate the nesting level of the iterative program 
structure. In a similar way the terms indicate the struc­
ture introduced by the conditional construct and the order 
of terms again show the nesting depth of the conditional 
constructs. The characteristic timing equations for the timed 
program graph in Figure 4.9 indicate that there is one itera­
tive construct and a conditional construct enclosed within the 
loop. The order of both n and show that the nesting level 
for the conditional as well as the iterative construct is 
only one. 
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CHAPTER V. CONCLUSIONS 
The software simulation of a feedback data flow processor 
capable of only scalar operations is used to obtain the re­
source requirements and execution speedup for a set of twenty-
five high level programs. The simulated execution of the high 
level programs demonstrates the feasibility of translating the 
existing high level programs to a data flow language and exe­
cuting them on a data flow processor. The timed program graph 
model is introduced as an alternate and inexpensive method 
to estimate the performance characteristics at a higher level 
than the simulation method. The graph model is used to obtain 
the intrinsic parallelism for both the scalar and the vector 
processing systems. The characteristic timing equations 
generated from the approximate program graph consist of the 
sequential and parallel execution times. For the scalar 
architecture,- the estimated numeric values of intrinsic 
parallelism are close to the actual measures obtained through 
the simulated execution of the actual data flow programs, 
thereby demonstrating the utility of these equations. The 
numeric values for intrinsic parallelism obtained from the 
characteristic equations for vector architecture in addition 
to scalar operations demonstrate large factors of execution 
speedup. These figures are obtained under the assumptions 
that potentially competing nodes are executed sequentially and 
that there is only one vector processing unit of each type. 
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Finally, a method to generate the timed program graph at 
compile time from the compiler generated tables is presented. 
The measured intrinsic parallelism indicates only the 
scalar concurrency. Hence, the gain in execution speedup is 
only modest compared to the sequential processing system. 
Higher execution speedup may be obtained by applying one or 
more of the following methods. 
1. Use the more complex transformation given in [20] to 
the high level program. 
2. Use a translation technique to expose stream 
oriented computations [8, 38]. 
3. Use the loop unravelling processor [2]. 
The peak data path and memory requirements encountered in the 
execution of programs can only be met by introducing new and effi-
icient memory organization and multiple instruction fetches. 
The data path requirements can be reduced by selectively elim­
inating some of the feedbacks without introducing data non-
determinancy. The numeric values for the data path, memory, 
and processor requirements may be used as a guideline in the 
selection of machine parameters for future data driven 
processors. 
To exploit the full potential of the data processor 
for general purpose computing applications more research and 
much experimentation is needed. The execution speedup can 
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be increased significantly in some programs by utiliz­
ing the concept of streams. However, stream proc­
essing requires higher data rates and increased memory 
traffic and data path requirements. Hence, further research 
is needed to study the trade-off in terms of increased cost 
and the speedup that can be obtained. Another related field 
of study is the memory organization to meet the processing 
demands. Other areas of research include a study to establish 
the relation between the program structure and the machine 
parameters; the effect of removing feedback on execution 
speedup and the effect of multiprograming on resource utili­
zation in a data driven processor. 
The estimate of resource requirements that can be obtained 
by extending the timed program graph can be used in job sched­
uling. The overlapped execution that takes place when the 
Repeat construct executes is not estimated accurately using 
the timed program graph. This introduces a certain amount of 
error in the estimation of the parallel execution time. The 
accuracy of the estimated intrinsic parallelism can be im­
proved if a straightforward and simple method can be devised 
to estimate the execution overlap at compile time. 
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APPENDIX 
Resource Requirements 
The data path, memory and processor requirements for the 
twenty-five high level programs are presented in the Appendix. 
In each entry the first figure is the maximum resource re­
quirement encountered during any time step of the simulated 
execution. The second figure gives the average resource 
requirement over the complete execution (for the processor 
requirement, the average is over those periods when a demand 
existed), and the third figure is the standard deviation from 
this average. 
Program Instruction Acknowledg— Destination Control Structure Elementary 
Name Fetch ment Tokens Memory Memory 
Reference Reference 
WEWB 10/2.41/2.4 13/3.63/3.3 15/3.29/3.5 
PRPF 34/4.1/3.6 48/8.8/6.8 51/6.5/6.7 
MLTP 14/3.0/2.2 32/6.5/4.8 28/4.8/4.6 
GRUP2 15/2.7/2.7 36/5.8/7.0 25/3.6/4.4 
BP3 9/3.5/1.9 20/6.2/4.0 22/5.5/4.1 
BP 6 12/2.8/2.6 36/5.9/7.7 25/4.0/4.9 
SSP2 10/2.4/1.5 20/5.2/4.1 22/3.5/3.0 
CUBN 9/2.8/1.7 18/6.1/3.6 17/4.5/3.4 
PLY 16/3.2/2.2 33/7.0/5.3 23/4.8/4/2 
GNFLTl 12/3.7/2.4 26/7.3/5.0 27/5.2/5.2 
RTD2 13/2.6/2.8 37/5.4/7.3 31/3.9/5.1 
SPDI 18/3.1/2.3 32/6.9/5.3 25/4.7/4.8 
EXSM 6/2.9/1.6 13/6.0/3.4 14/4.4/2.8 
SE35 11/2.1/1.3 20/4.7/3.7 14/3.2/2.3 
MEBS 9/2.6/2.0 25/5.6/5.0 18/3.9/3.9 
DGT3 11/3.2/2.0 22/7.3/5.8 19/4.8/4.0 
JELF 9/3.1/1.9 22/6.9/5.5 14/4.6/3.8 
MBS 17/2.5/2.5 27/5.2/4.4 27/3.8/4.7 
QSF 8/2.5/1.4 20/5.2/3.4 12/3.5/2.3 
SIMQ 12/2.8/2.4 30/6.5/5.4 26/4.5/5.0 
MXRA 11/2.4/1.9 26/5.0/4.8 24/3.5/3.9 
MEST 15/3.0/2.9 34/7.0/6.9 34/4.9/5.7 
QATR 11/3.3/2.0 25/7.5/4.8 17/5.1/3.7 
PECR 27/4.9/4.4 50/11.8/10.2 42/7.4/7.6 
ELIl 8/2.9/1.9 17/5.4/4.0 13/3.9/3.5 
6/0.50/1.7 3/4.02/1.0 14/4.4/3.4 
34/3.3/6.8 50/3.5/5.2 46/6.1/5.3 
26/2.3/5.0 13/1.9.2.3 23/4.7/3.6 
24/2.2/5.6 21/1.1/2.6 33/3.6/3.6 
22/1.0/4.7 3/0.1/0.6 21/7.7/3.9 
24/2.0/6.1 3/0.5/1.0 11/4.0/2.9 
24/1.8/5.1 9/1.3/1.8 17/3.3/3.1 
16/1.7/4.6 26/4.2/5.8 20/4.1/3.6 
23/2.7/5.2 22/2.6/3.2 14/3.8/3.3 
18/2.7/5.1 10/0.8/1.4 23/5.8/4.5 
24/1.5/4.9 3/0.3/0.8 14/4.7/3.5 
17/2.8/5.3 32/3.2/6.4 21/4.3/3.3 
21/1.9/5.3 12/1.7/2.5 24/4.8/4.4 
21/1.6/4.9 11/1.4/2.2 19/3.2/2.5 
19/1.9/4.3 10/1.6/2.0 17/3.8/4.1 
30/2.6/6.1 12/1.9/1.9 22/4.4/4.4 
18/2.4/5.2 10/1.1/1.6 19/4.9/3.3 
16/1.7/3.7 15/2.2/3.0 21/3.1/4.1 
19/1.9/4.9 10/1.8/2.2 16/3.2/2.3 
22/2.3/5.1 34/3.1/5.7 43/4.2/4.8 
24/1.8/4.2 10/1.6/1.8 14/2.9/2.5 
24/2.5/6.2 23/2.2/3.8 16/4.5/3.3 
24/2.7/5.4 17/1.1/3.0 19/6.1/3.6 
33/4.8/7.9 18/2.8/3.5 38/6.5/6.3 
18/1.6/4.4 3/0.8/1.2 13/4.5/3.7 
Data Path Requirements for 25 Programs 
189 
Program Real Cells Integer Cells Structure Cells Boolean Cells 
Name 
WEWB 11/6.54/3.0 1/0/0.95/0.2 2/0.17/0.6 0/0/0 
PRPF 55/36.1/15.4 44/15.6/9.3 35/29.4/8.6 2/0.01/0.1 
MLTP 20/13.7/4.9 17/9.5/4.2 16/13.0/3.8 0/0/0 
GRUP 2 32/24.1/7.5 11/9.5/1.1 26/19.8/6.6 2/1.1/0.81 
BP3 25/18.9/6.2 0/0/0 2/0.1/0.3 0/0/0 
BP6 15/10.2/4.6 1/0.6/0.5 2/0.2/0.6 0/0/0 
SSP2 16/8.2/3.8 11/7.6/2.5 13/6.6/3.1 0/0/0 
CUBN 59/29.2/17.0 18/11.8/5.5 36/21.1/10.1 0/0/0 
PLY 15/8.1/3.5 12/6.4/3.1 12/6.9/4.0 2/0.01/0.15 
GNFLTl 25/16.6/8.6 11/7.5/2.3 13/8.9/3.2 2/0.6/0.91 
RTD2 17/13.2/5.2 4/2.5/1.2 2/0.1/0.4 2/0.72/0.53 
SPDI 25/4.1/7.2 35/22.4/6.4 49/20.4/13.4 21/0.51/0.79 
EXSM 31/16.1/8.6 6/3.5/1.2 21/9.9/6.4 2/0.06/0.29 
SE35 20/10.5/5.8 8/6.0/1.5 17/8.9/4.6 0/0/0 
MEBS 16/6.9/4.4 12/8.9/3.7 11/5.1/3.9 0/0/0 
DGT3 22/9.9/6.5 8/6.2/1.8 16/8.3/4.7 0/0/0 
JELF 16/8.9/4.8 4/2.3/1.0 10/5.0/4.1 2/0.39/0.61 
MVS 15/8.8/5.0 25/12.5/8.5 11/5.7/2.6 0/0/0 
QSF 18/9.9/4.6 5/3.5/1.2 17/8.3/4.7 0/0/0 
SIMQ 31/18.0/8.3 25/13.6/5.2 13/9.3/5.3 2/0.85/0.38 
MXRA 27/17.8/7.9 14/11.1/1.5 21/14.9/6.9 3/0.19/0.54 
MEST 60/32.2/16.8 15/11.9/2.1 10/5.7/1.4 3/0.12/0.51 
QATR 29/21.1/7.1 13/9.6/3.5 6/4,1/1.6 2/0.66/0.51 
PECR 21/12.6/6.6 25/11.9/7.1 15/7.0/5.9 0/0/0 
EL 11 8/4.3/2.5 2/1.2/0.5 o /r\ o /n T 6 / V . V /  V  ,  /  0/0/0 
Data Memory Requirements for the 25 Programs 
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Program Identity Merge Cons Read 
Name 
WEWB 4/1.33/0.47 4/2.50/1.50 9/5.00/4.00 1/1.00/0.00 
PRPF 10/1.88/1.89 13/2.81/2.43 10/2.31/2.82 1/1.00/0.00 
MLTP 5/2.11/1.74 7/2.22/1.62 8/2.66/1.88 1/1.00/0.00 
GRUP2 13/3.91/3.43 12/1.62/1.66 8/2.00/1.89 1/1.00/0.00 
BP 3 1/1.00/0.00 7/2.00/2.18 1/1.00/0.00 1/1.00/0.00 
BP 6 10/5.72/3.46 10/2.62/2.19 1/1.00/0.00 1/1.00/0.00 
SSP2 8/3.42/1.63 4/1.41/0.68 5/3.33/1.25 1/1.00/0.00 
CUBN 5/3.16/1.96 6/1.46/0.88 7/1.67/1.89 1/1.00/0.00 
PLY 6/2.34/1.71 5/2.23/1.54 8/2.18/2.21 1/1.00/0.00 
GNFLTl 4/1.69/1.06 8/2.10/1.99 4/2.73/0.83 1/1.00/0.00 
RTD2 13/7.04/5.36 5/1.78/1.29 2/1.50/0.50 1/1.00/0.00 
SPDI 8/2.70/1.95 9/2.23/1.96 10/2.23/2.42 1/1.00/0.00 
EXSM 5/2.39/1.44 4/1.55/0.92 5/5.00/0.00 1/1.00/0.00 
SE35 4/3.00/1.33 4/1.34/0.68 4/3.50/0.50 1/1.00/0.00 
MEBS 4/2.59/1.43 7/1.56/1.37 6/6.00/0.00 1/1.00/0.00 
DGT3 5/2.50/1.50 6/1.78/1.28 4/4.00/0.00 1/1.00/0.00 
JELF 8/3.33/2.21 4/1.62/0.90 5/3.33/1.69 1/1.00/0.00 
MBS 6/1.95/1.29 10/1.78/1.45 4/3.00/1.41 1/1.00/0.00 
QSF 4/2.87/1.41 7/1.50/1.01 4/4.00/0.00 1/1.00/0.00 
SIMQ 9/2.56/2.06 9/1.85/1.64 9/1.89/2.51 1/1.00/0.00 
MXRA 9/3.17/2.13 9/1.64/1.55 5/2.14/1.36 1/1.00/0.00 
MEST 12/2.91/3.57 11/2.15/2.45 11/2.74/2.36 1/1.00/0.00 
QATR 6/1.91/1.38 6/2.34/1.43 5/3.50/1.22 1/1=00/0:00 
PECR 14/2.41/2.83 14/2.85/2.52 7/3.25/1.98 1/1.00/0.00 
ELIl 5/2.09/1.31 1/1.00/0.00 5/3.50/1.50 1/1.00/0.00 
191 
Program Write 
Name 
WEWB 1/1.00/0.00 1/1.00/0.00 1 1.00/0.00 1/1.00/0.00 
PRPF 1/1.00/0.00 8/1.41/1.04 2 1.12/0.33 10/1.25/0.98 
MLTP 1/1.00/0.00 5/1.38/0.76 1 1.00/0.00 3/1.53/0.56 
GRUP2 1/1.00/0.00 2/1.05/0.22 2 1.44/0.49 2/1.44/0.49 
BP 3 1/1.00/0.00 3/1.20/0.45 2 1.22/0.41 4/1.40/0.80 
BP6 1/1.00/0.00 1/1.00/0.00 2 1.25/0.43 2/1.09/0.30 
SSP2 1/1.00/0.00 3/1.18/0.46 3 1.17/0.53 1/1.00/0.00 
CUBN 1/1.00/0.00 4/1.67/0.80 3 1.29/0.49 2/1.25/0.43 
PLY - 2/1.32/0.47 2 1.69/0.46 3/1.21/0.61 
GNFLTl 1/1.00/0.00 4/1.53/0.75 1 1.00/0.00 2/1.21/0.41 
RTD2 1/1.00/0.00 1/1.00/0.00 2 1.29/0.46 4/2.10/1.07 
SPDI 1/1.00/0.00 5/1.28/0.61 2 1.25/0.43 3/1.58/0.53 
EXSM 1/1.00/0.00 2/1.34/0.48 2 1.28/0.45 2/1.21/0.41 
SE35 1/1.00/0.00 1/1.00/0.00 2 1.03/0.18 1/1.00/0.00 
MEBS 1/1.00/0.00 3/1.28/0.51 2 1.13/0.33 2/1.31/0.46 
DGT3 1/1.00/0.00 1/1.00/0.00 4 1.83/1.12 1/1.00/0.00 
JELF 1/1.00/0.00 2/1.31/0.46 1 1.00/0.00 2/1/12/0.32 
MVS 1/1.00/0.00 4/1.42/0.91 4 1.63/0.99 4/1.21/0.77 
QSF 1/1.00/0.00 2/1.12/0.33 1 1.00/0.00 3/1.12/0.47 
SIMQ 1/1.00/0.00 4/1.36/0.65 3 1.29/0.63 1/1.00/0.00 
MXRA - 1/1.00/0.00 2 1.12/0.33 2/2.00/0.00 
MEST - 2/1.15/0.36 1 1.00/0.00 1/1.00/0.00 
QATR 1/1.00/0.00 4/1.59/0.83 2 1.23/0.42 2/1.08/0.28 
PECR 1/1.00/0.00 4/1.50/0.76 1 1.00/0.00 2/1.09/0.29 
ELIl 1/1.00/0.00 2/1.50/0.50 1 1.00/0.00 2/1.39/0.49 
192 
Program / < <= 
Name 
WEWB 4/2.00/1.42 - - 1/1.00/0.00 
PRPF 2/1.04/0.20 3/1.09/0.38 - 1/1.00/0.00 
MLTP - - - 1/1.00/0.00 
GRUP2 1/1.00/0.00 - - 1/1.00/0.00 
BP 3 1/1.00/0.00 - - 1/1.00/0.00 
BP 6 2/1.25/0.43 1/1.00/0.00 1/1.00/0.00 1/1.00/0.00 
SSP2 1/1.00/0.00 - - 1/1.00/0.00 
CUBN 1/1.00/0.00 - 1/1.00/0.00 1/1.00/0.00 
PLY 2/1.33/0.47 - - 1/1.00/0.00 
GNFLTl 2/1.04/0.20 - - 1/1.00/0.00 
RTD2 1/1.00/0.00 4/2.79/1.04 1/1.00/0.00 1/1.00/0.00 
SPDI 1/1.00/0.00 - 1/1.00/0.00 2/1.04/0.19 
EXSM - 1/1.00/0.00 1/1.00/0.00 1/1.00/0.00 
SE35 2/1.09/0.28 - - 1/1.00/0.00 
MEBS 2/1.50/0.50 - 1/1.00/0.00 1/1.00/0.00 
DGT3 2/1.83/0.37 - - 1/1.00/0.00 
JELF 1/1.20/0.40 - 2/1.14/0.35 1/1.00/0.00 
MVS 1/1.00/0.00 - 1/1.00/0.00 1/1.00/0.00 
QSF 1/1.00/0.00 - - 1/1.00/0.00 
SIMQ 1/1.00/0.00 - 1/1.00/0.00 1/1.00/0.00 
MXRA 1/1,00/0,00 - 1/1.00/0.00 1/1.00/0.00 
ME ST 1/1.00/0.00 - 1/1.00/0.00 1/1.00/0.00 
QATR 1/1.00/0.00 - - 1/1.00/0.00 
PECR 1/1.00/0.00 - - 1/1.00/0.00 
ELIl 1/1.00/0.00 - 1/1.00/0.00 -
193 
Program = Select Append Logarithm 
Name 
WEWB 1/1.00/0.00 2/2.00/0.00 - 1/1.00/0.00 
PRPF - 4/1.33/0.61 2/1.07/0.25 
MLTP - 6/1.81/0.72 2/1.09/0.29 
GRUP2 - 2/1.50/0.50 1/1.00/0.00 
BP3 - 2/2.00/0.00 
BP6 1/1.00/0.00 2/2.00/0.00 
SSP2 - 5/1.56/0.85 1/1.00/0.00 
CUBN - 5/1.79/0.69 1/1.00/0.00 
PLY - 4/1.63/0.84 2/1.03/0.16 
GNFLTl 1/1.00/0.00 2/1.33/0.47 1/1.00/0.00 
RTD2 - 2/2.00/0.00 
SPDI - 2/1.14/0.35 1/1.00/0.00 
EXSM - 6/1.82/0.81 1/1.00/0.00 
SE35 - 4/1.70/0.71 1/1.00/0.00 
MEBS - 5/2.32/0.98 1/1.00/0.00 
DGT3 - 4/1.90/0.61 1/1.00/0.00 
JELF 1/1.00/0.00 2/2.00/0.00 1/1.00/0.00 
MVS - 9/1.84/1.56 1/1.00/0.00 
QSF - 4/1.73/0.71 1/1.00/0.00 
SIMQ 1/1.00/0.00 3/1.49/0.61 1/1.00/0.00 
MXRA - 4/1.66/0.57 1/1.00/0.00 
MEST - 3/1.32/0.51 1/1.00/0.00 
QATR - 2/1.17/0.38 1/1.00/0.00 
PECR 1/1.00/0.00 3/1.56/0.61 2/1.12/0.31 
ELIl - 2/2.00/0.00 
194 
Program 
Name 
> >= And Or 
WEWB __ 
PRPF 3/1.09/0.34 1/1.00/0.00 1/1.00/0.00 -
MLTP 2/1.03/0.17 - - -
GRUP2 1/1.00/0.00 - 1/1.00/0.00 -
BP 3 - - - -
BP6 - - - -
SSP2 1/1.00/0.00 1/1.00/0.00 - -
CUBN 1/1.00/0.00 - - -
PLY 2/1.03/0.18 - 1/1.00/0.00 -
GNFLTl 1/1.00/0.00 1/1.00/0.00 1/1.00/0.00 -
RTD2 1/1.00/0.00 - 1/1.00/0.00 -
SPDI 1/1.00/0.00 - 1/1.00/0.00 -
EXSM 1/1.00/0.00 - 1/1.00/0.00 1/1.00/0.00 
SE35 1/1.00/0.00 1/1.00/0.00 - -
MEBS 1/1.00/0.00 - - -
DGT3 1/1.00/0.00 - - -
JELF - - 1/1.00/0.00 -
MVS 1/1.00/0.00 - - -
QSF 1/1.00/0.00 - - -
SIMQ 1/1.00/0.00 - - 1/1,00/0,00 
MXRA 1/1.00/0.00 1/1.00/0.00 1/1.0/0.00 1/1.00/0.00 
MEST 1/1.00/0.00 - - 1/1.00/0.00 
QATR 1/1.00/0.00 - - 1/1.00/0.00 
PECR 2/1.05/0.23 - - -
195 
Program SQRT Negate = Cosine 
Name 
WEWB — — — — 
PRPF 1/1.00/0.00 3/1.25/0.66 
MLTP - - - -
GRUP2 - 3/1.50/0.87 1/1.00/0.00 
BP3 1/1.00/0.00 1/1.00/0.00 - 1/1.00/0.00 
BP6 1/1.00/0.00 1/1.00/0.00 1/1.00/0.00 
SSP2 - - - -
CUBN - - - -
PLY - 1/1.00/0.00 1/1.00/0.00 1/1.00/0.00 
GNFLTl - 2/1.50/0.50 1/1.00/0.00 1/1.00/0.00 
RTD2 1/1.00/0.00 - - -
SPDI - 3/1.33/0.75 1/1.00/0.00 
EXSM - - 1/1.00/0.00 
SE35 — — — — 
MEBS 1/1.00/0.00 - - -
DGT3 - - 2/1.83/0.37 
JELF 2/1.83/0.37 - 1/1.00/0.00 1/1.00/0.00 
MVS - 1/1.00/0.00 1/1.00/0.00 
QSF — — — — 
SIMQ - 1/1.00/0.00 1/1.00/0.00 
MXRA - 3/2.00/1.00 3/1.33/0.75 
MEST - - 1/1.00/0.00 
QATR - - 1/1.00/0.00 1/1.00/0.00 
PECR - - 1/1.00/0.00 
196 
Program Sine Absolute Apply 
Name 
WEWB — — — 
PRPF — — — 
MLTP — — — 
GRUP2 — — — 
BP3 3/1.32/0.52 
BP6 2/1.33/0.47 
SSP2 - - -
CUBN — — — 
PLY - 1/1.00/0.00 1/1.00/0.00 
GNFLTl - - -
RTD2 - 1/1.00/0.00 
SPDI - 1/1.00/0.00 
EXSM - - -
SE35 - - -
MEBS - 1/1.00/0.00 
DGT3 - - -
JELF 2/2.00/0.00 1/1.00/0.00 
MVS - - -
QSF — — — 
SIMQ - 2/1.25/0.43 
MXRA — — — 
MEST - 1/1.00/0.00 
QÀTR - i/i.ÛU/0.00 1/1.00/0.00 
PECR - 1/1.00/0.00 
ELIl - 1/1.00/0.00 
